derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Commit Graph

  • f784097f7a arch: Add a "set" function to set one PCState to another. Gabe Black 2021-10-13 00:38:15 -07:00
  • 3ecc9f8b66 arch: Add a newPCState method to the ISA class. Gabe Black 2021-10-08 18:23:22 -07:00
  • 8de2e2ee77 arch: Virtualize printing a PCState. Gabe Black 2021-10-08 00:30:37 -07:00
  • e3a79d40f4 arch: Add a virtually backed PCState == operator. Gabe Black 2021-10-08 17:49:51 -07:00
  • 8b496a1a12 stdlib: Fix enum comparison in 'requires' Bobby R. Bruce 2021-11-18 16:54:17 -08:00
  • c9af404a8b tests: Removing unittests for .perf and .prof Bobby R. Bruce 2021-11-19 11:23:59 -08:00
  • 8a9ea974ee configs: Replace master/slave terminology from configs scripts Giacomo Travaglini 2021-11-09 10:21:58 +00:00
  • 65c32dc491 configs: Replace master/slave terminology from ruby scripts Giacomo Travaglini 2021-11-09 10:21:58 +00:00
  • f1fc49ed13 learning_gem5: Replace master/slave terminology from learning_gem5 scripts Giacomo Travaglini 2021-11-09 10:21:58 +00:00
  • 34826f1892 tests: Replace master/slave terminology from tests scripts Giacomo Travaglini 2021-11-12 16:44:30 +00:00
  • 3b5a960871 systemc: move tracefile registration into constructor Yu-hsin Wang 2021-11-17 16:56:02 +08:00
  • cdbeb07ffd mem: Targets per MSHR allocated should be always <= tgts_per_mshr huangjs 2021-11-12 17:36:15 +08:00
  • 2e05f69632 stdlib: Fix RISCVBoard when running O3 CPU with Ruby Bobby R. Bruce 2021-11-18 15:42:45 -08:00
  • e60fcfe004 cpu: Set up _*_ports values in BaseCPU in __init__. Gabe Black 2021-10-29 01:07:06 -07:00
  • 3f5cab5a9d cpu: Remove an architecture check in addPrivateSplitL1Caches. Gabe Black 2021-10-29 01:45:41 -07:00
  • 6dc5cfe34b cpu: Get rid of the BaseCPU UnifiedTLB parameter. Gabe Black 2021-10-29 01:13:43 -07:00
  • 97b8ca2ee4 sim: Remove some old transitional code in SEWorkload. Gabe Black 2021-10-27 01:25:44 -07:00
  • bf5be72804 sim: Remove the byte_order parameter from System. Gabe Black 2021-10-27 01:23:30 -07:00
  • 5e3226bed5 arch,sim: Add a byteOrder accessor to the Workload class. Gabe Black 2021-10-26 22:02:13 -07:00
  • 8c4e854886 sim: Create a StubWorkload for System.workload to default to. Gabe Black 2021-10-26 23:58:02 -07:00
  • e3f472a912 cpu: Change GUPSGen::memSize to uint64_t Mahyar Samani 2021-11-16 14:22:39 -08:00
  • 9df4025c23 arch: Promote the PC and microPC to the PCStateBase class. Gabe Black 2021-10-07 20:00:49 -07:00
  • 3aa8979210 stdlib: Call setup_memory_ranges() from the constructor Bobby R. Bruce 2021-11-15 11:09:29 -08:00
  • c73e6e78a8 stdlib,tests: Fix boot_kvm_fork_run.py Bobby R. Bruce 2021-11-10 14:39:30 -08:00
  • 97565ecf6c stdlib: Fix component incorporation ordering Bobby R. Bruce 2021-11-14 21:22:06 -08:00
  • de7337a32a misc: Replace master/slave terminology from BaseCPU.py Giacomo Travaglini 2021-11-09 10:21:58 +00:00
  • 404077e8ff arch: Add vec_reg.test & vec_pred_reg.test unittests Giacomo Travaglini 2021-04-13 15:59:54 +01:00
  • 378778fcb7 ext: Add extra defines to libelf to support Apple silicon. Richard Cooper 2021-11-04 13:23:05 +00:00
  • 9979cdda37 arch-x86: Fix rcl implementation triggers "bits" assert Eduardo José Gómez Hernández 2021-11-12 13:21:26 +01:00
  • 5290ae8dbd scons: Make the perf and prof builds into options. Gabe Black 2021-10-25 00:24:49 -07:00
  • 93049b5143 testlib: Explicitly use python3 when running regressions Giacomo Travaglini 2021-11-11 17:09:36 +00:00
  • 2771572f76 arch-arm: gdb support Thumb ISA Yu-hsin Wang 2021-10-14 14:43:58 +08:00
  • 13caaf4dcc arch-arm: add missing override for remote_gdb Yu-hsin Wang 2021-11-11 09:59:11 +08:00
  • 14b3fd396a fastmodel: Implement Iris::MMU::translateFunctional. Gabe Black 2021-11-09 23:50:31 -08:00
  • f7284c66b2 fastmodel: Fix params for the IrisTLB. Gabe Black 2021-11-09 23:34:08 -08:00
  • 2d11080e71 fastmodel: Delete the unused ArmFastModelBin. Gabe Black 2021-11-09 23:29:35 -08:00
  • bd6da8f88d tests: Fix riscv boot exit tests Bobby R. Bruce 2021-11-10 12:06:27 -08:00
  • b65b59d2d2 tests: Remove 'override-download' flag from insttest Bobby R. Bruce 2021-11-10 10:50:25 -08:00
  • 76046ee3ce fastmodel: CortexR52 support gdb Yu-hsin Wang 2021-10-01 13:20:23 +08:00
  • 1a72fc6c85 configs: Replace connectAllPorts with connectCachedPorts Giacomo Travaglini 2021-11-08 17:49:27 +00:00
  • 10e4d43345 cpu-o3: Manually flatten the index for vector reg elements. Gabe Black 2021-11-09 16:54:42 -08:00
  • 20e045a05f arch-riscv: Add NMI support Jui-min Lee 2021-11-03 16:39:39 +08:00
  • 636783856f dev-arm: Ensure all fields of GicV2 are initialized. Gabe Black 2021-11-03 22:19:05 -07:00
  • 4929c1260e tests: Move MI_Example tests to Long/Nightly Bobby R. Bruce 2021-11-08 11:35:26 -08:00
  • 1e8aeee698 ext: Update pybind11 to v2.8.1 Jason Lowe-Power 2021-11-06 13:16:21 -07:00
  • ba5f68db3d misc: Use python 3's argumentless super(). Gabe Black 2021-10-28 16:16:07 -07:00
  • e4cff7b5ca stdlib: Remove 'exit_on_work_items' from boards' constructor Bobby R. Bruce 2021-10-28 14:49:34 -07:00
  • 4307d8b73f stdlib: Remove unneeded imports in the gem5 Python Library Bobby R. Bruce 2021-10-28 14:00:19 -07:00
  • 3a692d48e1 stdlib,tests,configs: Create 'SEBinaryWorkload' class Bobby R. Bruce 2021-10-28 12:06:56 -07:00
  • 856c23d373 stdlib: Add missing @overrides to RISCVBoard Bobby R. Bruce 2021-10-28 11:16:12 -07:00
  • ddb4a84efd stdlib: Move 'connect_things' to AbstractBoard constructor Bobby R. Bruce 2021-10-28 10:58:21 -07:00
  • 65e1314d75 stdlib: Move 'connect_things' to the AbstractBoard Bobby R. Bruce 2021-10-27 17:54:51 -07:00
  • 6c68745818 tests: Update RISCV boot tests to use Ubuntu resource Bobby R. Bruce 2021-10-26 19:42:59 -07:00
  • b504398df8 stdlib,tests,configs: Replace Resource override download Bobby R. Bruce 2021-10-26 15:39:29 -07:00
  • bde1c46d2d stdlib,configs: Remove setting resource_directory in examples Bobby R. Bruce 2021-10-22 12:48:49 -07:00
  • 76251f9407 stdlib: Fix resource downloader download to cwd upon failure Bobby R. Bruce 2021-11-04 14:31:54 -07:00
  • 1b0b59f49f stdlib: Create 'KernelDiskWorkload' abstract class Bobby R. Bruce 2021-10-22 12:38:10 -07:00
  • 03f93d40b2 stdlib: Automatically set disk root partition in set_workload Bobby R. Bruce 2021-10-21 11:37:59 -07:00
  • 2e57850499 stdlib: Remove SimpleBoard as a superclass Bobby R. Bruce 2021-10-19 14:30:47 -07:00
  • 4b361aa4bc arch,cpu: Refactor PCState construction a little. Gabe Black 2021-10-07 18:14:55 -07:00
  • 3f937352fa arch: Add a virtual clone() method to PCState. Gabe Black 2021-10-07 18:47:00 -07:00
  • 284f75b61e arch: Add some helpers to make it easier to cast PCState. Gabe Black 2021-10-08 01:08:50 -07:00
  • a5984cc497 arch: Extract PCStateCommon from PCStateBase. Gabe Black 2021-10-07 13:15:04 -07:00
  • 6f49a1fe29 mem: Initialize all stats in MemInterface Jason Lowe-Power 2021-11-05 17:04:31 -07:00
  • 314dae4b86 dev-arm: Set cntkctl and cnthctl in the CoreTimers constructor. Gabe Black 2021-11-03 21:47:58 -07:00
  • a8b9bc4770 cpu-o3: Remove unnecessary this->s from DynInst and SimpleFreeList. Gabe Black 2021-11-05 01:20:36 -07:00
  • e7cd655f14 base: Set enableUnits in ScalarPrint declared in DistPrint::operator(). Gabe Black 2021-11-05 00:51:32 -07:00
  • 223cd52431 arch-gcn3,arch-vega: Don't write exec in v_cmp_f_i32 Kyle Roarty 2021-11-04 18:09:07 -05:00
  • e34fa5d86a mem-cache: Ensure all fields of the CacheBlk class are initialized. Gabe Black 2021-11-03 21:59:53 -07:00
  • 6d60e76a60 mem-cache: Don't generate debug output unless you're going to use it. Gabe Black 2021-11-03 22:04:53 -07:00
  • d6e402ad1e misc: Add 'stdlib' tag to MAINTAINERS.yaml Bobby R. Bruce 2021-10-19 14:51:00 -07:00
  • e5059539a6 cpu-kvm,arch-x86,arch-arm,dev: Pair operator new with operator delete. Gabe Black 2021-11-03 06:09:59 -07:00
  • 245909cf78 tests: Removing Atomic CPU with Ruby tests Bobby R. Bruce 2021-11-02 17:25:43 -07:00
  • 515764d8b5 python: Remove incorrect usage of typing 'Optional' Bobby R. Bruce 2021-10-27 12:22:55 -07:00
  • 470939fa84 arch: Fix serialization/deserialization of Vector registers Giacomo Travaglini 2021-10-22 14:41:48 +01:00
  • 0d64ec9a29 base: fix name setter doesn't pass correct stat style Yu-hsin Wang 2021-11-02 17:35:28 +08:00
  • 514c2cb48a scons: Don't fail builds if TERM is not set Eric Ye 2021-11-01 17:17:19 -07:00
  • 83ac6ff33f dev: Default the VirtIO device's endianness to little. Gabe Black 2021-10-27 01:56:20 -07:00
  • 7041863ee5 configs: Move riscv_fs.py to example/gem5_library Bobby R. Bruce 2021-10-19 14:25:24 -07:00
  • 2b552e5be4 configs: Remove configs/example/components-library/.gitignore Bobby R. Bruce 2021-10-19 12:13:17 -07:00
  • e3ef7cf821 tests, gpu-compute: test dynamic register policy in regressions Matt Sinclair 2021-10-27 13:18:45 -05:00
  • 1e83b05626 fastmodel: Adopt the gem5 namespace Yu-hsin Wang 2021-11-01 16:19:00 +08:00
  • d37be2621d tests: add Pannotia to weekly regression Matt Sinclair 2021-10-23 19:37:15 -05:00
  • 6a2283e575 misc: Adding multi-channel memory to components library Mahyar Samani 2021-10-05 20:46:24 -07:00
  • c02abad641 mem-ruby: Don't conditionalize setting RubySequencer's pio_response_port Gabe Black 2021-10-27 02:14:44 -07:00
  • 996f0ce168 dev: Separate generateDeviceTree into a RiscvUart8250 SimObject. Gabe Black 2021-10-27 03:16:28 -07:00
  • 3eae203423 misc: Adding GUPSGen to components library. Mahyar Samani 2021-10-13 17:18:36 -07:00
  • 92193f560d misc: Adding SingleChannelSimpleMemory. Mahyar Samani 2021-10-13 16:36:59 -07:00
  • df6eca6036 misc: Updating AbstractGeneratorCore Mahyar Samani 2021-10-13 16:36:08 -07:00
  • b22c0183cf mem: Adding PortTerminator Mahyar Samani 2021-10-13 16:27:29 -07:00
  • 4fe56ff720 arch-arm,cpu: Replace rename modes with split reg/elem register files. Gabe Black 2021-08-09 18:02:00 -07:00
  • 25138cbb7a arch: Simplify and tidy up PCState classes. Gabe Black 2021-10-07 14:23:46 -07:00
  • 9309863322 mem: Fix whitespace in mem/ruby/system/Sequencer.py. Gabe Black 2021-10-27 02:12:39 -07:00
  • 69e6ea485a arch-arm: Add walkBits method to PageTableOps Giacomo Travaglini 2021-08-12 11:19:29 +01:00
  • 1268c6ec3c arch-arm: Expose LookupLevel enum to the python world Giacomo Travaglini 2021-10-19 14:18:14 +01:00
  • d860e0bd2d cpu-o3: Don't update stats in (read|set)Arch*Reg methods. Gabe Black 2021-10-11 22:40:40 -07:00
  • 77b009855f arch-x86,cpu-kvm: Move the x86 KVM CPU to the arch/x86 directory. Gabe Black 2021-10-26 02:12:11 -07:00
  • 0feb0a34db cpu: Create a virtual BaseCPU::htmSendAbortSignal method. Gabe Black 2021-10-26 00:09:30 -07:00
  • 2ecd88f0da cpu: Fix some style problems in the base CPU class. Gabe Black 2021-10-25 23:30:27 -07:00
  • ebef94707e arch: Use the actual ISA namespace for PCState in the parser. Gabe Black 2021-10-07 13:04:15 -07:00