derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Commit Graph

  • f65f5a8981 gpu-compute,arch-vega: Overhaul HWRegs, setreg, getreg Matthew Poremba 2022-07-24 09:22:14 -07:00
  • 5c7514c81c arch-vega: Fix S_GETREG_B32 masking/shifting Matthew Poremba 2022-07-24 09:27:26 -07:00
  • f2949f3d03 dev-amdgpu: Set PASID in interrupt cookie Matthew Poremba 2022-07-07 17:24:55 -07:00
  • 923d6c4081 configs: Always use busy wait for GPUFS Matthew Poremba 2022-07-26 13:28:24 -05:00
  • ee75e19b8b gpu-compute: Fix dynamic scratch allocation on GPUFS Matthew Poremba 2022-07-23 21:48:01 -07:00
  • 23fadb7260 dev-hsa: Don't set _aqlComplete in setRdIdx method Matthew Poremba 2022-07-25 14:57:13 -07:00
  • 618d16d6fc arch-vega: Fix V_READFIRSTLANE_B32 Matthew Poremba 2022-01-27 16:53:36 -08:00
  • 1c423ad7e6 arch-arm: Remove MISCREG_INFO E2H flag Giacomo Travaglini 2022-07-13 23:39:09 +01:00
  • 9bd4520b13 arch-arm: Use new fault callbacks in canRead/WriteAArch64SysReg Giacomo Travaglini 2022-07-07 17:36:51 +01:00
  • 79cbb0a668 arch-arm: Streamline RVBAR_EL1/EL2 access permissions Giacomo Travaglini 2022-07-07 17:51:30 +01:00
  • 5f67c7e54d arch-arm: Add FaultCB callbacks to the MiscRegLUTEntry class Giacomo Travaglini 2022-07-07 14:58:47 +01:00
  • 167cf86375 arch-arm: Move access permission bitset within MiscRegLUTEntry Giacomo Travaglini 2022-07-06 17:01:05 +01:00
  • f118b5755a arch-arm: Move lookUpMiscReg vector out of the ISA class Giacomo Travaglini 2022-07-06 15:55:47 +01:00
  • e4ab0bb5cf arch-arm: Add a getter for miscRead member variable Giacomo Travaglini 2022-07-14 11:02:01 +01:00
  • 07b6f4261c arch-arm: Add undefined helper to ArmStaticInst Giacomo Travaglini 2022-07-14 11:06:57 +01:00
  • 25bdb73b9f arch-arm: Generate MSR/MRS iss within trapping logic Giacomo Travaglini 2022-07-14 00:49:26 +01:00
  • 6217ac737b arch-arm: Overload decodeAArch64SysReg to accept a MiscRegNum64 Giacomo Travaglini 2022-07-19 09:21:24 +01:00
  • ba5a017d9a cpu-o3: Remove TheISA:: types from forwardOldRegs. Gabe Black 2021-09-10 17:36:47 -07:00
  • 87acb97762 cpu-minor: Use the << operator in minorTraceInst. Gabe Black 2021-08-31 06:18:31 -07:00
  • a46b7c99c8 cpu: Revamp the RegId << operator. Gabe Black 2021-08-31 06:15:18 -07:00
  • 01c4786b73 tests: adding the missing vega_x86_tag for the test_hello_se.py Zhantong Qiu 2022-07-26 07:58:42 -07:00
  • 654451c2be arch,cpu: Keep a RegClass pointer in RegId instead of a RegClassType. Gabe Black 2021-08-31 05:43:43 -07:00
  • 45cf2e3c34 arch: Minimize use of RegClassType constants and the RegId constructor. Gabe Black 2021-08-31 03:20:55 -07:00
  • 72ce619a41 tests: Add exception print to downloader_check test Bobby R. Bruce 2022-07-26 11:01:55 -07:00
  • 0bcc2e5249 stdlib: Allow set_se_binary_workload to take input parameters Zhantong Qiu 2022-07-23 16:43:11 -07:00
  • 70289e72cd arch,cpu: Store pointers to RegClass-es instead of instances. Gabe Black 2021-08-30 19:46:20 -07:00
  • 705351768c cpu: Add a [] operator to the RegClass type. Gabe Black 2021-08-30 20:06:26 -07:00
  • 261fd6122e cpu: Use range based for loops to iterate over RegClass-s. Gabe Black 2021-08-30 18:08:38 -07:00
  • c3a5dad1e8 cpu: Add an iterator type to RegClass. Gabe Black 2021-08-30 18:07:30 -07:00
  • 23b2561bf6 cpu: x86: add serialize and fence instructions to the isa Eliot Moss 2022-07-02 13:23:32 -04:00
  • f6082ba24b scons: Update GRPC dependency flag Yu-hsin Wang 2022-07-06 12:46:14 +08:00
  • 011ffb300b python: remove "earlycon" linux option from LupV board Joël Porquet-Lupine 2022-07-20 15:31:38 -07:00
  • e391805d41 python: improve FDT generation in LupV board Joël Porquet-Lupine 2022-07-20 15:30:55 -07:00
  • d1d7690123 python: update IRQ mapping in LupV board Joël Porquet-Lupine 2022-07-20 15:29:39 -07:00
  • da3feeef09 python: swap memory addresses of lupio-rng and lupio-sys Joël Porquet-Lupine 2022-07-20 15:28:00 -07:00
  • 1c6f57cd6d dev: update LupIO-IPI device to latest specs Joël Porquet-Lupine 2022-07-20 15:25:15 -07:00
  • 0800c060d8 dev: Fix cpu/reg decoding logic in multi-instance LupIO devices Joël Porquet-Lupine 2022-07-20 15:18:09 -07:00
  • 62efcae89e mem-ruby, gpu-compute: Add mandatory_queue_latency input option Matt Sinclair 2022-07-14 01:35:42 -05:00
  • ba2deb39e3 mem: Update the default HBMCtrl config Ayaz Akram 2022-07-18 22:57:48 -07:00
  • 4d8814f637 mem: Add getAddrRanges in HBMCtrl Ayaz Akram 2022-07-18 22:48:19 -07:00
  • f5e03741c7 arch-riscv: Make WFI halt the hart Jui-Min Lee 2022-07-20 16:59:32 +08:00
  • 1115f81233 gpu-compute: Fix for HSA queue remapping Alexandru Dutu 2022-07-13 07:41:32 -07:00
  • af9ecf7920 arch-vega,arch-gcn3: Add support for VCC_HI as scalar source Matthew Poremba 2022-07-13 14:48:49 -07:00
  • 0fdfdbb130 mem-ruby, gpu-compute: update TCP_latency comment Matt Sinclair 2022-07-14 01:32:52 -05:00
  • 4b554f6f03 stdlib: se_binary_workload exits on work items by default Kaustav Goswami 2022-07-14 01:18:46 -07:00
  • 3a73aa3ac1 arch-vega: Implement new VOP2 using VOP3 insts Matthew Poremba 2022-07-14 14:47:54 -07:00
  • 152ffb0d43 stdlib: Removing incorrect requires. Mahyar Samani 2022-07-12 15:07:39 -07:00
  • c7405f621b util-docker: Add Python pre-commit to Dockerfiles Andreas Sandberg 2022-07-07 14:55:13 +01:00
  • 40077055cf arch-vega: Fix disassembly for two dword VOPC Matthew Poremba 2022-07-11 16:05:38 -07:00
  • 616391e48a misc: Add pre-commit configuration Andreas Sandberg 2022-07-07 14:51:33 +01:00
  • 5a59607f17 tests: fs/linux/arm/test.py using new 20220707 bootloader Giacomo Travaglini 2022-07-08 11:03:11 +01:00
  • 43820b0700 misc: Represent Int links as directional edges Gabriel Busnot 2022-03-22 13:17:06 +01:00
  • 1f32846874 python: limit tooltip string length to 16384 Gabriel Busnot 2021-06-22 12:44:46 +02:00
  • 131f5f033a stdlib: This commit added warning for exit default behavior Zhantong Qiu 2022-07-07 10:41:53 -07:00
  • b4a4bd5de7 ext: force to use gem5 gtest library Yu-hsin Wang 2022-07-08 17:22:19 +08:00
  • 16af1f0cc0 stdlib: Fix KVM required message typo Jasjeet Rangi 2022-07-07 10:40:40 -07:00
  • 5399ddb40e mem: Add SharedMemoryClient Jui-Min Lee 2022-07-06 15:48:59 +08:00
  • b6dcae31ee mem: multi-clients support for SharedMemoryServer Jui-Min Lee 2022-07-06 15:49:45 +08:00
  • f5d15871f3 arch-riscv: Treat InvalidRegClass as zero register. ksco 2022-07-08 00:56:16 +08:00
  • a4a2170409 arch-riscv: Use more precise mnemonics ksco 2022-07-07 22:39:06 +08:00
  • 8fb2dfaa6a arch-riscv: Add K extension ksco 2022-07-05 23:15:26 +08:00
  • 7b783a180d system-arm: Fix FEAT_PAuth trapping in AArch64 bootloader Sascha Bischoff 2022-07-06 10:33:36 +01:00
  • 7a22e69db3 util-docker: Re-add mypy to 20.04_all-dep Dockerfile Bobby R. Bruce 2022-07-06 10:11:43 -07:00
  • 01e99c3c7d systemc: Use debug trace for TlmBridge Earl Ou 2022-06-28 13:11:55 +00:00
  • d337af6818 configs: Fix unconnected PCI port in SST gem5 config Hoa Nguyen 2022-07-04 18:01:28 -07:00
  • 24daaf7828 mem-ruby: Fix file extension detection in code_formatter.py. Richard Cooper 2022-06-23 16:18:11 +01:00
  • f9b57ee4ed mem-ruby: Allow SLICC symbols to have no description. Richard Cooper 2022-06-23 16:14:42 +01:00
  • b893344b7d mem-ruby: Add descriptions to the CHI DVM symbols. Richard Cooper 2022-06-23 16:08:07 +01:00
  • f8439a12be util-docker: Add Python Black to Dockerfiles Bobby R. Bruce 2021-06-21 09:35:10 -07:00
  • 90207e150c python: Add pyroject.toml file Bobby R. Bruce 2021-06-21 10:57:34 -07:00
  • ccdec1b11d arch-arm: Do not trap SIMD insts to EL1 if in VHE host Giacomo Travaglini 2022-06-28 14:21:11 +01:00
  • 343f7b7bf6 arch-arm: Do not trap MISCREG_DC_ZVA_Xt to EL1 if in VHE host Giacomo Travaglini 2022-06-28 14:20:49 +01:00
  • ea9620922c arch-arm: Revamp of AArch64 S1 access permission logic Giacomo Travaglini 2022-06-28 21:11:05 +01:00
  • c1b709e46d fastmodel: handling amba control signals Yu-hsin Wang 2022-05-13 14:01:25 +08:00
  • b07af1076c systemc: add control extension conversion step Yu-hsin Wang 2022-05-13 12:33:38 +08:00
  • 527b91a0e8 configs: Fix timebase-frequency of RISC-V board Wende Tan 2022-07-02 03:22:50 +08:00
  • eb85b173dd learning-gem5: fix int_links warning Jarvis Jia 2022-06-28 21:16:32 -05:00
  • e54efbd8e9 mem: Use debug trace instead of warn for default backdoor Earl Ou 2022-06-28 12:32:18 +00:00
  • c0ca47b6ed dev: avoid intpin to reset value at binding stage Earl Ou 2022-06-27 08:31:57 +00:00
  • 3a65347e0f python: Avoid re-adding child when cloning SimObject Earl Ou 2022-06-28 12:04:18 +00:00
  • a3be84cb1b systemc: use warn_once for stack size operation Earl Ou 2022-06-27 08:24:51 +00:00
  • 1f32c7ac71 python: use box instead of Mrecord for dot plot Earl Ou 2022-06-27 05:14:54 +00:00
  • b0eaecc77b arch-arm: Check if VectorCatch is nullptr Giacomo Travaglini 2022-06-27 14:51:41 +01:00
  • b9186e2e70 arch-arm: Initialize Debug using AArch64 version of the registers Giacomo Travaglini 2022-06-23 13:19:47 +01:00
  • 58f448743b arch-arm: Remove unnecessary self hosted debug initialization Giacomo Travaglini 2022-06-23 13:06:44 +01:00
  • 424643e91e arch-arm: Fix format specifier in encodeAArch64SysReg panic Giacomo Travaglini 2022-06-08 16:25:47 +01:00
  • 85a18e22a1 arch,cpu: Keep track of the RegClassType of a RegClass. Gabe Black 2021-08-30 03:18:50 -07:00
  • 4c55722ccd cpu: Stop using or providing legacy (read|set)Reg* accessors. Gabe Black 2021-08-29 00:59:27 -07:00
  • d222f4095b cpu: Merge TimingExprSrcReg and TimingExprReadIntReg. Gabe Black 2021-08-29 00:30:10 -07:00
  • 590719a383 arch-vega: explain when op encoder ignores src reg Matt Sinclair 2022-06-19 01:39:59 -05:00
  • 00008b725c arch-vega: some Vega instructions don't use dest reg Matt Sinclair 2022-06-19 01:33:50 -05:00
  • 9c1af09605 mem-ruby, gpu-compute: update TCP,SQC to pass hit/miss Matt Sinclair 2022-06-19 14:49:53 -05:00
  • 669eb6a6fa mem-ruby, gpu-compute: add hit/miss profiling to SQC Matt Sinclair 2022-06-19 02:36:43 -05:00
  • 81058189af arch-vega,arch-gcn3: Implement S_MEMTIME instruction Michael Boyer 2021-06-25 18:34:47 -05:00
  • b31192f539 misc: Revert gem5 versioning for develop branch Bobby R. Bruce 2022-06-18 12:05:26 -04:00
  • 687d992ccf misc: Revert "scons: Remove -Werror for the gem5 v22.0 release" Bobby R. Bruce 2022-06-18 11:52:26 -04:00
  • cc3856771c misc: Revert "python,misc: Update the resources URL to v22-0" Bobby R. Bruce 2022-06-18 11:52:05 -04:00
  • 978558defe misc: Revert "stdlib: Update the resources.json version to v22.0" Bobby R. Bruce 2022-06-18 11:51:44 -04:00
  • cceaf46208 misc: Revert "tests: Update the the docker images in Nightly..." Bobby R. Bruce 2022-06-18 11:51:15 -04:00
  • 99cfda39f8 misc: Revert "tests: Update the Weekly tests' docker version..." Bobby R. Bruce 2022-06-18 11:50:43 -04:00