derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arch-arm: Initialize Debug using AArch64 version of the registers

Browse Source 
Initialize Arm Self Hosted Debug using the AArch64 version of
Watchpoint registers

Change-Id: I2fc711970c7805d8de985846025b8f6de99b2682
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/60731
Reviewed-by: Richard Cooper <richard.cooper@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
This commit is contained in:
Giacomo Travaglini
2022-06-23 13:19:47 +01:00
parent 58f448743b
commit b9186e2e70
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/arch/arm/self_debug.cc
View File

@@ -347,10 +347,10 @@ SelfDebug::init(ThreadContext *tc)
}
for (int i = 0; i <= dfr.wrps; i++) {
WatchPoint wtp = WatchPoint((MiscRegIndex)(MISCREG_DBGWCR0 + i),
(MiscRegIndex)(MISCREG_DBGWVR0 + i),
WatchPoint wtp = WatchPoint((MiscRegIndex)(MISCREG_DBGWCR0_EL1 + i),
(MiscRegIndex)(MISCREG_DBGWVR0_EL1 + i),
this, (bool)mm_fr2.varange, aarch32);
const DBGWCR ctr = tc->readMiscReg(MISCREG_DBGWCR0 + i);
const DBGWCR ctr = tc->readMiscReg(MISCREG_DBGWCR0_EL1 + i);
wtp.updateControl(ctr);
arWatchPoints.push_back(wtp);