Commit Graph

Select branches

Hide Pull Requests

PIM

new_PIM

Mono Color

• d4904b3b89 arch-gcn3: Remove unused files Matthew Poremba 2021-06-30 15:42:25 -05:00
• 24041d6b77 mem-cache: Add Signature-Based Hit Predictor replacement policy Daniel R. Carvalho 2019-06-01 13:38:21 +02:00
• 4a3e99fbcb mem-cache: Allow sending packet information to replacement policy Daniel R. Carvalho 2019-06-01 15:48:27 +02:00
• ef99dc8310 mem-cache: Use PacketPtr in tags's accessBlock Daniel R. Carvalho 2019-05-30 22:18:04 +02:00
• 2911839c22 mem-cache: Make WeightedLRU inherit from LRU Daniel R. Carvalho 2021-06-30 16:24:13 -03:00
• b91cfc14bd base: Add byte order attribute for object files Sandipan Das 2021-02-06 17:27:32 +05:30
• a947b45fcf arch-power: Refactor argument registers Sandipan Das 2020-06-14 17:02:00 +05:30
• 01c9f90e6f arch-power: Add time base instructions Sandipan Das 2021-02-06 17:22:27 +05:30
• 09ec394844 arch-power: Add move condition field instructions Sandipan Das 2021-02-06 17:22:23 +05:30
• c8207e2286 arch-power: Fix move condition field instructions Sandipan Das 2021-02-06 17:22:19 +05:30
• 57181ee613 arch-power: Add trap instructions Sandipan Das 2021-02-06 17:22:15 +05:30
• 84837422d8 util-docker: Deprecate 18.04-min_dependencies for 20.04-min Bobby Bruce 2021-06-29 16:49:15 -07:00
• 2d86e88819 tests: Update the documentation in compiler-tests.sh Bobby Bruce 2021-06-29 14:46:26 -07:00
• c96f43d83e gpu-compute: Initialize GPUDriver member variables before use Kyle Roarty 2021-05-30 21:15:36 -05:00
• b1df141bed gpu-compute: Change certain IOCTL errors to warnings Kyle Roarty 2021-05-11 17:29:25 -05:00
• 5fad68f576 dev-hsa,gpu-compute: IOCTL updates for ROCm 4 Kyle Roarty 2021-05-11 17:27:08 -05:00
• f2a029058a gpu-compute: Ignore GPU kernel names Kyle Roarty 2021-05-11 17:07:02 -05:00
• a71801b9a0 configs,gpu-compute: Add render driver needed for ROCm 4 Kyle Roarty 2021-05-11 17:06:11 -05:00
• bcd12f301d arch-x86,sim: Implement sched_getaffinity Kyle Roarty 2021-05-11 16:53:56 -05:00
• 2249e4ca71 arch-x86: build with getdents64 if system supports it Kyle Roarty 2021-05-11 16:43:02 -05:00
• f40c07c8c6 arch-x86: Ignore certain syscalls called in ROCm 4 Kyle Roarty 2021-05-11 16:37:30 -05:00
• 466e2018a2 configs: Add mem_banks to Carrizo topology Kyle Roarty 2021-05-11 16:34:12 -05:00
• bc52e3d6c9 configs: Fix waiting on remote debugger Sandipan Das 2021-06-29 15:38:06 +05:30
• 041134e8d9 mem-cache: Change invalidate signature to not const Daniel R. Carvalho 2019-05-31 21:48:09 +02:00
• 3f040bab87 mem-cache: Add the DRRIP replacement policy Daniel R. Carvalho 2020-11-21 12:06:12 +01:00
• fd79a761ad mem-cache: Implement a dueling Replacement Policy Daniel R. Carvalho 2019-08-06 11:43:50 +02:00
• df5b191609 mem-cache: Creation of dueling classes Daniel R. Carvalho 2019-06-23 13:12:42 +02:00
• 858727a341 util: Update GCN Dockerfile for ROCm 4 Kyle Roarty 2021-05-11 16:25:46 -05:00
• 32b4a8cd36 mem: Fix use-after-free bug Bobby R. Bruce 2021-06-25 11:36:15 -07:00
• 3f5120e01f arch-vega: Implement non-carry-out VEGA add, sub, and subrev Michael Boyer 2021-06-16 18:14:22 -05:00
• bb46264d40 arch-power: Add doubleword rotate instructions Sandipan Das 2021-02-06 17:22:12 +05:30
• ed99a79ca7 arch-power: Add fields for MD and MDS form instructions Sandipan Das 2021-02-06 17:22:07 +05:30
• 59ae544eb3 arch-power: Fix disassembly for rotate instructions Sandipan Das 2021-02-06 17:22:03 +05:30
• f6ff1b19f7 arch-power: Fix rotate instructions Sandipan Das 2021-02-06 17:22:00 +05:30
• 4ccd755b8c arch-power: Refactor rotate instructions Sandipan Das 2021-02-06 17:21:57 +05:30
• d5e37b4e9f arch-power: Add doubleword shift instructions Sandipan Das 2021-02-06 17:21:54 +05:30
• 7c60be6012 arch-power: Add fields for XS form instructions Sandipan Das 2021-02-06 17:21:49 +05:30
• e4bdd7922c arch-power: Fix disassembly for shift instructions Sandipan Das 2021-02-06 17:21:45 +05:30
• 16022594e5 arch-power: Fix shift instructions Sandipan Das 2021-02-06 17:21:41 +05:30
• 4b948e64bd arch-power: Refactor shift instructions Sandipan Das 2021-02-06 17:21:37 +05:30
• ab7155a226 arch-power: Add bit permute instructions Sandipan Das 2021-02-06 17:21:34 +05:30
• 7a4ffa7cd5 arch-power: Add parity instructions Sandipan Das 2021-02-06 17:21:30 +05:30
• f9653e7685 arch-power: Add population count instructions Sandipan Das 2021-02-06 17:21:23 +05:30
• 99495afb20 arch-power: Add zero count instructions Sandipan Das 2021-02-06 17:21:19 +05:30
• 989d1da4ed arch-power: Add sign-extend instructions Sandipan Das 2021-02-06 17:21:16 +05:30
• a45afa54cb arch-power: Fix disassembly for logical instructions Sandipan Das 2021-02-06 17:21:12 +05:30
• 91f13cad50 arch-power: Fix logical instructions Sandipan Das 2021-02-06 17:21:08 +05:30
• 8d0941ee41 arch-power: Refactor logical instructions Sandipan Das 2021-02-06 17:21:04 +05:30
• 9931e7ce0d arch-power: Add character compare instructions Sandipan Das 2021-02-06 17:21:00 +05:30
• 5a9d543311 arch-power: Fix disassembly for compare instructions Sandipan Das 2021-02-06 17:20:56 +05:30
• 7f6c7440e2 arch-power: Fix compare instructions Sandipan Das 2021-02-06 17:19:40 +05:30
• ef46e4d6a4 arch-power: Refactor compare instructions Sandipan Das 2021-02-06 17:19:36 +05:30
• 2df04ec897 arch-power: Add fields for D and X form instructions Sandipan Das 2021-02-06 17:19:32 +05:30
• e92a981c56 arch-power: Add doubleword modulo instructions Sandipan Das 2021-02-06 17:18:12 +05:30
• bead9677a2 arch-power: Add word modulo instructions Sandipan Das 2021-02-06 17:18:08 +05:30
• 3d2bb88f62 arch-power: Add doubleword divide-extended instructions Sandipan Das 2021-02-06 17:18:05 +05:30
• d9233aa168 arch-power: Add doubleword divide instructions Sandipan Das 2021-02-06 17:18:00 +05:30
• 1fd8fa9075 arch-power: Add word divide-extended instructions Sandipan Das 2021-02-06 17:17:57 +05:30
• 3beeea0f40 mem-cache: Add MSHR debuging information Tom Rollet 2021-06-22 10:37:53 +02:00
• 15cba2ad1c mem-cache: Queue,QueueEntry, NSHR::TargetList inherit from Named Tom Rollet 2021-06-22 10:09:32 +02:00
• 37635f290d mem-cache: change Cache debug flag to MSHR in MSHR code Tom Rollet 2021-06-18 17:47:57 +02:00
• 835607d497 sim: Add serialization for file descriptor array Tom Rollet 2021-06-08 14:55:48 +02:00
• b9d35c7edc base: Improved less-than operator for AddrRange Carlos Falquez 2021-06-26 14:42:12 +02:00
• 52fb5e42ec arch-power: Add doubleword multiply-add instructions Sandipan Das 2021-02-06 17:17:53 +05:30
• a74a9633f2 arch-power: Add fields for VA form instructions Sandipan Das 2021-02-06 17:17:49 +05:30
• 930419bcb2 arch-power: Add doubleword multiply instructions Sandipan Das 2021-02-06 17:17:45 +05:30
• e2f275dce9 arch-power: Add PC-relative arithmetic instructions Sandipan Das 2021-02-06 17:17:42 +05:30
• b43aa16535 arch-power: Add fields for DX form instructions Sandipan Das 2021-02-06 17:17:38 +05:30
• 8455995d09 arch-power: Fix disassembly for arithmetic instructions Sandipan Das 2021-02-06 17:17:34 +05:30
• af98e17364 arch-power: Fix arithmetic instructions Sandipan Das 2021-02-06 17:17:31 +05:30
• 3e33206836 arch-power: Refactor arithmetic instructions Sandipan Das 2021-02-06 17:17:28 +05:30
• 46d6baed87 arch-power: Add atomic load-store instructions Sandipan Das 2021-02-06 17:17:23 +05:30
• ac250beb73 arch-power: Add doubleword load-store instructions Sandipan Das 2021-02-06 17:17:16 +05:30
• 75c995c104 arch-power: Fix disassembly for load-store instructions Sandipan Das 2021-02-06 17:17:12 +05:30
• 6d07200693 mem-ruby: Add (BUSY_BLKD,SnpOnceFwd) transition Carlos Falquez 2021-06-15 13:00:14 +02:00
• 30e770e137 python,scons,mem-ruby: Tag origin of generated files Daniel R. Carvalho 2021-06-05 20:55:02 -03:00
• 297fa863de mem: Move QoS' MemSinkInterface into gem5::qos Daniel R. Carvalho 2021-06-12 14:52:25 -03:00
• 6be82cc3ae dev,sim: Fix compiler not finding specialized byte_swap Daniel R. Carvalho 2021-06-01 10:08:52 -03:00
• 223b0b388e mem: Conclude deprecation of MemObject Daniel R. Carvalho 2021-06-13 11:58:37 -03:00
• 2600ac281e arch-power: Fix load-store instructions Sandipan Das 2021-02-06 17:17:08 +05:30
• 77ed301bd7 arch-power: Add byte-reversed load-store instructions Sandipan Das 2021-02-06 17:17:19 +05:30
• 1cfeab7359 misc: Revert version info back to develop Bobby R. Bruce 2021-06-23 11:35:23 -07:00
• 35a8a53892 Merge "misc: Merge branch 'minor-release-staging-v21-0-1'" into develop Bobby R. Bruce 2021-06-24 18:17:16 +00:00
• 53604aa483 arch-vega: Remove ASID parameter from Requests Matthew Poremba 2021-06-22 18:33:35 -05:00
• 3f8e979134 arch-vega: Simplify VecRegContainer in Vega Matthew Poremba 2021-06-22 18:32:14 -05:00
• 40cb501a2f mem: format address in hex in the memory controller debug trace Nathanael Premillieu 2021-06-04 16:06:37 +02:00
• 5269c0931c cpu-o3: add more DPRINTF for when cache is blocked Nathanael Premillieu 2021-04-14 10:41:15 +02:00
• 00719e4257 arch-riscv: add pma/pmp checks during page table walks Ayaz Akram 2021-05-29 01:51:07 -07:00
• b69f97edc3 misc: Merge branch 'minor-release-staging-v21-0-1' Bobby R. Bruce 2021-06-23 11:29:56 -07:00
• c05e086814 python,scons: Only generate pybind if using python Jason Lowe-Power 2021-06-11 09:44:15 -07:00
• e1aaf8218e scons,python: revert Always generate default create() methods. Jason Lowe-Power 2021-06-11 09:55:03 -07:00
• a85e48ceb7 misc: Update the RELEASE-NOTES.md for v21.0.1.0 Bobby R. Bruce 2021-06-22 12:19:26 -07:00
• bb4166c935 base: Update the version to v21.0.1.0 Bobby R. Bruce 2021-06-22 12:08:46 -07:00
• 522ffdbb87 util: Fix typo in cpt upgrader Daniel R. Carvalho 2021-06-11 09:43:02 -03:00
• 95f3d6899b systemc: Set verify.py shebang to python3 Yu-hsin Wang 2021-05-25 18:07:13 +08:00
• 8c48ba9207 arch-riscv: update all pmp rules on pmp addr update Ayaz Akram 2021-06-22 01:47:43 -07:00
• e7a941ee08 tests: Re-enable the realview-o3-checker test Giacomo Travaglini 2021-06-07 09:14:12 +01:00
• 23366a2899 cpu: Dispatch PCEvents to the CheckerCPU SimpleThread Giacomo Travaglini 2021-06-08 16:45:43 +01:00
• b372f3b6b7 arch-gcn3,python: Upgrade gpu_isa_parser.py to Python3 Bobby R. Bruce 2021-06-21 11:30:26 -07:00
• 9bc66c5400 arch-gcn3,python: Fix incorrect syntax in ast_interpreter.py Bobby R. Bruce 2021-06-21 11:20:25 -07:00