-
9349f5ca10
First plot script
Derek Christ
2024-02-26 19:19:14 +01:00
-
61ee36eee6
mem-ruby: Fix possible dirty line loss in CHI when ReadShared hit on UD line (#791)
Ivana Mitrovic
2024-02-26 10:06:17 -08:00
-
-
00ed1d30cf
python,util: Fix SimObjectParams default constructor and destructor (#880)
wmin0
2024-02-26 22:42:27 +08:00
-
-
-
1d5be8d9e5
mem-cache: Optimize strided prefetcher address generation
Giacomo Travaglini
2023-11-09 16:57:01 +00:00
-
a5fece3b91
mem: added distance parameter to stride prefetcher
Nikolaos Kyparissas
2022-08-30 17:04:21 +01:00
-
1ccdf407cb
mem-cache: Added clean eviction check for prefetchers.
Nikolaos Kyparissas
2022-08-30 17:14:03 +01:00
-
9fe998a8c0
mem-cache: Update default prefetch options.
Richard Cooper
2022-11-14 10:56:36 +00:00
-
05f33fbef5
mem-cache: Squash prefetch queue entries by block address.
Richard Cooper
2022-11-14 12:02:10 +00:00
-
-
-
15382b3b13
Add simulation script
Derek Christ
2024-02-25 23:07:39 +01:00
-
47f3ad45d3
stdlib: Add get_last_exit_event_code to get m5 exit status code (#890)
Yu-Cheng Chang
2024-02-24 01:09:28 +08:00
-
2138a4ec92
mem: Fix LIFO q_policy and add assetions
Hristo Belchev
2024-02-12 15:04:58 +00:00
-
fa5890dcd7
Update configuration
Derek Christ
2024-02-22 22:29:47 +01:00
-
816ef46c78
arch-riscv: Fix fflags behavior of float inst. in O3 CPU (#868)
Yu-Cheng Chang
2024-02-23 00:33:34 +08:00
-
f20ac07dde
mem: Fix assertions in LRG Q policy
Hristo Belchev
2024-02-12 11:54:33 +00:00
-
-
-
0f79b15b2f
tests: Update checkpoint tests to new checkpoints (#888)
Harshil Patel
2024-02-21 16:37:28 -08:00
-
c719ea960a
arch-arm: Add FEAT_FGT trapping for debug registers (#873)
Jason Lowe-Power
2024-02-21 11:27:43 -08:00
-
-
-
-
7ac9733199
arch-x86, cpu-kvm: initialize x87 FCW (#877)
Nicholas Mosier
2024-02-20 07:46:44 -08:00
-
4e75e35a33
dev-arm: Remove the dependency of Platform for ArmSigInterruptPin (#878)
wmin0
2024-02-20 16:50:27 +08:00
-
8759131df3
cpu-o3, arch: Fix SMT bug arising from v23.0 and make gem5 more robust with SMT (#828)
Giacomo Travaglini
2024-02-19 08:52:31 +00:00
-
-
308fef6b46
mem-cache: Fix possible crash in base prefetcher (#871)
Richard Cooper
2024-02-17 22:14:57 +00:00
-
2c0cc0040b
arch-arm: Implement FEAT_FGT Debug trapping
Giacomo Travaglini
2023-10-18 11:48:23 +01:00
-
683007c6ca
arch-arm: Add FEAT_FGT Debug Read/Write registers
Giacomo Travaglini
2023-10-18 11:36:08 +01:00
-
-
-
47c4dad869
arch-riscv: Remove unnecessary assert (#866)
Harshil Patel
2024-02-13 08:30:18 -08:00
-
b826d96f40
cpu-o3: add PerThreadUnifiedThreadMap to O3 CPU (#842)
Arnabjyoti Kalita
2024-02-12 12:26:31 -05:00
-
a840dda23a
arch-vega,gpu-compute,mem-ruby: SQC Invalidation Support (#852)
Matt Sinclair
2024-02-09 17:29:56 -06:00
-
-
8054459df6
arch-vega: Add support for S_ICACHE_INV instruction
Vishnu Ramadas
2024-02-09 12:19:08 -06:00
-
85680ea58e
gpu-compute: Remove unused and redundant functions
Vishnu Ramadas
2024-02-07 12:22:06 -06:00
-
690b2b9462
gpu-compute, mem-ruby: Add comments and reformat code
Vishnu Ramadas
2024-02-06 15:32:06 -06:00
-
7dae25e881
configs, gpu-compute: Add parameter in shader for CUs per SQC
Vishnu Ramadas
2024-02-06 15:30:58 -06:00
-
0e93e6142a
arch-vega, gpu-compute, mem-ruby: Remove extra empty lines
Vishnu Ramadas
2024-02-06 13:52:09 -06:00
-
440409d807
gpu-compute: Add Icache invalidation at kernel start
Vishnu Ramadas
2024-01-30 14:45:12 -06:00
-
03838afce0
gpu-compute: Add support for injecting scalar memory barrier
Vishnu Ramadas
2024-01-25 13:37:31 -06:00
-
23dc98ea72
mem-ruby: Add SQC cache invalidation support to GPU VIPER
Vishnu Ramadas
2024-01-25 13:24:57 -06:00
-
-
fd3aac1518
mem-cache: Fix circular dependency in QoS mem (#857)
Hristo Belchev
2024-02-09 11:32:16 +00:00
-
7d80658a39
arch-riscv: fix vl in mask load/store (i.e vlm.v/vsm.v) (#830)
Saúl
2024-02-08 23:06:49 +01:00
-
7fe1588546
arch-riscv: Fix load and store to use EEW instead of SEW (#859)
Bobby R. Bruce
2024-02-08 12:14:11 -08:00
-
-
b2d13ee63a
util: Remove action runner add-apt-repo git-core/ppa (#856)
Bobby R. Bruce
2024-02-08 12:13:12 -08:00
-
804f137325
arch-riscv: add unit-stride fault-only-first loads (i.e. vle*ff) (#794)
Saúl
2024-02-08 18:15:58 +01:00
-
db5c71a919
mem-ruby: Pass UD on ReadShared hit only if SD is not allowed
Minje Jun
2024-02-06 16:03:11 +09:00
-
628be390a0
mem-ruby: Fix ReadShared hit handling on UD line
Minje Jun
2024-01-31 17:48:29 +09:00
-
1b5d92ee9c
mem-ruby: Revert Writeback CHI UD_RU line at local evict
Minje Jun
2024-01-31 13:42:32 +09:00
-
e141d9e4d0
mem-ruby: Writeback CHI UD_RU line at local evict
Minje Jun
2024-01-21 16:14:53 +09:00
-
-
-
e685c072d1
arch-riscv: Remove micro_elems in VleMicro template
QQeg
2024-02-08 07:24:55 +00:00
-
7eeac98b8d
arch-riscv: Fix load and store to use EEW instead of SEW
QQeg
2024-02-07 21:11:28 +00:00
-
-
4aecf9d35c
stdlib: fix typo in error message (#855)
Jason Lowe-Power
2024-02-06 09:50:01 -08:00
-
f289f9e8b5
arch-riscv: adding support for local interrupts (#813)
Robert Hauser
2024-02-06 18:38:50 +01:00
-
de0342128c
tests: move to obtain-resources from wget (#845)
Harshil Patel
2024-02-06 09:34:03 -08:00
-
c7426f9427
misc: Add 'workflow_dispatch' to daily tests (#850)
Bobby R. Bruce
2024-02-06 09:32:31 -08:00
-
44aaebc49a
tests: Allow pyunit tests to run on specific directories (#847)
Suraj Shirvankar
2024-02-06 18:32:12 +01:00
-
ba6c569b8d
arch-riscv: Add BasePMAChecker to support customized PMA (#846)
Yu-Cheng Chang
2024-02-06 21:38:34 +08:00
-
a60d6960c7
arch-arm: Remove unused/unimplemented TLB methods (#849)
Giacomo Travaglini
2024-02-06 09:18:06 +00:00
-
8efe6dc1bc
sim: Updating Process::Map (#835)
Mahyar Samani
2024-02-05 12:17:05 -08:00
-
05f93175a7
arch-arm: Crypto instruction execution requires SIMD to be enabled (#848)
Giacomo Travaglini
2024-02-05 19:22:04 +00:00
-
-
e4e359135e
systemc: Reduce unnecessary backdoor request in atomic transaction (#795)
wmin0
2024-02-06 03:08:20 +08:00
-
61516e863f
misc: bump tqdm from 4.64.1 to 4.66.1 (#833)
dependabot[bot]
2024-02-05 10:19:32 -08:00
-
6f1d9b47e9
misc: Update actions/checkout from v3 to v4 (#836)
Bobby R. Bruce
2024-02-05 08:54:32 -08:00
-
df83efe129
misc: bump mypy from 1.5.1 to 1.8.0 (#837)
Bobby R. Bruce
2024-02-05 08:53:02 -08:00
-
-
40ecdf5fb4
arch-riscv: Fix RVV instructions vmv.s.x/vfmv.s.f (#843)
Chong-Teng Wang
2024-02-06 00:51:42 +08:00
-
85059a369e
arch-riscv: Fix control flow in VectorFloatMaskMacroConstructor (#844)
Chong-Teng Wang
2024-02-05 22:29:05 +08:00
-
16e06bad0c
arch-arm: Exec Crypto instructions only if SIMD&FP enabled
Giacomo Travaglini
2024-02-02 09:27:09 +00:00
-
ebef2fc4b1
arch-arm: Crypto instructions checking release object
Giacomo Travaglini
2024-02-02 08:55:48 +00:00
-
-
-
4eb0cd44fc
cpu-o3: Restrict constraint on number of physical registers
Giacomo Travaglini
2024-01-17 13:04:16 +00:00
-
f0ee1db19f
Merge branch 'develop' into mypy-1.8.0
Bobby R. Bruce
2024-02-02 10:40:50 -08:00
-
-
-
-
ea3face87b
misc: bump pre-commit from 2.20.0 to 3.6.0 (#832)
Bobby R. Bruce
2024-02-02 10:39:56 -08:00
-
-
c890e6b113
misc: Merge .github dir from develop to stable (#841)
Bobby R. Bruce
2024-02-02 10:38:47 -08:00
-
858acacb20
tests: fix wget link for gpu tests (#840)
Harshil Patel
2024-02-02 10:34:41 -08:00
-
1fb7c1ad7e
cpu-o3: Rename numFreeEntries into minFreeEntries
Giacomo Travaglini
2024-01-17 13:03:11 +00:00
-
86158de220
cpu-o3: Stop using RenameMap::numFreeEntries
Giacomo Travaglini
2024-01-17 11:41:48 +00:00
-
d031244ca7
misc: When unused, set #MatRegClass registers to 0
Giacomo Travaglini
2024-01-15 11:48:51 +00:00
-
-
-
33e62b8e8a
arch-arm: Adopt new TranslationRegime data type in MMU translations (#829)
Giacomo Travaglini
2024-02-02 11:54:38 +00:00
-
-
234d63db6f
misc: bump pre-commit from 2.20.0 to 3.6.0
dependabot[bot]
2024-02-01 17:18:44 +00:00
-
80a7dfc300
misc: bump mypy from 1.5.1 to 1.8.0
Bobby R. Bruce
2024-02-01 15:44:37 -08:00
-
-
197be3a0dd
dev: Fix off-by-one in IDE controller PCI register allocation (#824)
kroarty-lanl
2024-02-01 10:14:28 -08:00
-
-
-
5b2766829b
misc: Merge develop .github dir into stable (#831)
Bobby R. Bruce
2024-02-01 09:18:15 -08:00
-
b79fe82e5c
cpu,stdlib: Updating strided generator (#762)
Mahyar Samani
2024-02-01 09:08:42 -08:00
-
b5fae2f620
tests: Switch to vega_x86 from gcn3_x86 in daily tests (#817)
Harshil Patel
2024-02-01 09:06:04 -08:00
-
-
3a2c8feca8
arch-arm: MMU aarch64EL is not used in AArch64 only anymore
Giacomo Travaglini
2024-01-03 20:46:41 +00:00
-
3737e8b6df
arch-arm: Use MAIR_EL2 mem attribute register when in EL0 host
Giacomo Travaglini
2024-01-03 17:35:14 +00:00
-
d42ef792bf
arch-arm: Check ELIs64 for EL2 when in EL2&0 regime
Giacomo Travaglini
2024-01-03 16:54:54 +00:00
-
458c98082c
arch-arm: Replace EL based translation with regimes
Giacomo Travaglini
2023-12-28 09:05:52 +00:00
-
e333a77c12
arch-arm: Remove _Xt postfix from TLBI instructions
Giacomo Travaglini
2023-12-14 14:45:03 +00:00
-
594428f010
arch-arm: Remove redundant isHyp as a TLB entry field
Giacomo Travaglini
2023-12-30 10:13:14 +00:00
-
a6ca81906a
arch-arm: Simplify setting of isHyp for mem translations
Giacomo Travaglini
2023-12-28 09:21:45 +00:00
-
-
-
2ff57b09d8
util: Update gcn-gpu to remove GCN3 add gfx902 (#804)
Matthew Poremba
2024-01-31 16:02:07 -08:00
-
c92ddf90e6
tests: update binaries for gpu tests
Harshil Patel
2024-01-31 13:37:48 -08:00
-
b5d18b84a8
arm,stdlib: added kvm support to the ARM board (#725)
Kaustav Goswami
2024-01-31 10:17:58 -08:00
-
76c3c02acb
tests: remove GCN3_X86 from compiler tests (#819)
Harshil Patel
2024-01-30 15:55:15 -08:00
-
b3870ee7b0
arch-riscv: Fix fence.i instruction in O3 CPU (#816)
Jason Lowe-Power
2024-01-30 15:39:32 -08:00
-
-
47369e786a
tests: Switch to vega_x86 from gcn3_x86 in daily tests
Harshil Patel
2024-01-29 10:58:07 -08:00
-
d1fca18eb3
tests: Added tests for suites (#676)
Harshil Patel
2024-01-29 10:52:33 -08:00
-
-
-
c0100b18cc
util: add scripts that help maintain mongoDB (#653)
Bobby R. Bruce
2024-01-29 10:42:08 -08:00
-
-
5a7d61d990
misc: move dependabot.yml to .github (#812)
Harshil Patel
2024-01-29 10:07:32 -08:00
-
bb5d55510f
arch-riscv: Fix RVV instructions vmsbf/vmsif/vmsof (#814)
Jason Lowe-Power
2024-01-29 08:28:16 -08:00
-
-
d94ef08a36
arch-riscv: Fix fence.i instruction in O3 CPU
Roger Chang
2024-01-29 11:43:27 +08:00
-
-
-
08ed87bc9d
arch-riscv: Add template Vector1Vs1VdMaskDeclare
QQeg
2024-01-26 15:18:07 +00:00
-
31ffc11c57
arch-riscv: Fix segmentation fault in vmsbf/vmsof/vmsif
QQeg
2024-01-26 13:53:59 +00:00
-
-
ce32d7c523
arch-arm: Replace CRYPTO extension with canonical names (#810)
Giacomo Travaglini
2024-01-26 19:39:35 +00:00
-
8a6804231c
misc: Added dependabot config file (#767)
Ivana Mitrovic
2024-01-25 19:25:51 -08:00
-
-
7f71477f15
dev-amdgpu: Limit SDMA NOP count to wptr boundary (#806)
Matthew Poremba
2024-01-25 15:35:35 -08:00
-
235f6bd43f
misc: Update .mailmap file (#739)
Ivana Mitrovic
2024-01-25 12:00:13 -08:00