Commit Graph

60 Commits

Author SHA1 Message Date
Matthias Jung
793cf882fe Merge branch 'master' of git.rhrk.uni-kl.de:EIT-Wehn/dram.vp.system 2014-07-15 22:49:33 +02:00
Matthias Jung
8b4e3fa4bf Integrated LibDRAMPower. Before you start you have to run the install_prerequisites.sh 2014-07-15 22:47:02 +02:00
Janik Schlemminger
dc9d1b4b1f address decoder simplified 2014-07-15 14:35:13 +02:00
Janik Schlemminger
c135d7c31b Traceplayer has a clock now 2014-07-15 00:10:49 +02:00
Robert Gernhardt
c77048ac93 renamed some stuff 2014-07-14 23:17:18 +02:00
Robert Gernhardt
2b427ecb6e also shows clks now in tooltip in analyzer 2014-07-11 09:22:34 +02:00
robert
b8febb434f minor refactoring 2014-07-06 10:34:46 +02:00
robert
e128263833 minor refactoring 2014-07-01 13:58:55 +02:00
robert
37c147ba2f added debug message capabilities to scheduler 2014-07-01 11:01:52 +02:00
robert
2b062b86ff changed scheduler interface. Fixed bug with terminateSimulation 2014-06-20 15:49:07 +02:00
robert
5ec15f0ccf merged 2014-06-16 17:43:22 +02:00
robert
4760ec4a5b adressmappings 2014-06-16 17:41:47 +02:00
Matthias Jung
8ed200dfa3 New metric script that plots a histogram, prerequisites install script added 2014-05-28 14:35:45 +02:00
robert
c74b544f3e ... 2014-05-10 13:02:55 +02:00
robert
c5512389da changed project structure to qtcreator, added timed out powerdown 2014-05-07 17:22:20 +02:00
Matthias Jung
00f95b1587 timeout pdn (state: not runnning yet) 2014-05-05 23:24:36 +02:00
robert
cb16bd3a8a changed simulation recorder to record filenames of memspec and memconfig 2014-05-05 10:37:59 +02:00
robert
9b5ed54138 addressmappings tested 2014-04-21 09:55:37 +02:00
robert
dc456385cc new memconfigs 2014-04-20 22:26:08 +02:00
robert
b75366edda addressmapping for ddr4 2014-04-20 22:16:32 +02:00
robert
354c871047 changed metrics 2014-04-20 17:28:05 +02:00
robert
c501985573 fixed bug in testscript 2014-04-19 14:26:50 +02:00
robert
b074e3777d simulation config can now be passed as a argument to the console program 2014-04-16 10:52:00 +02:00
robert
afc218b2b0 all test are running for real now. And its only 3 am 2014-04-14 03:10:54 +02:00
robert
522eededc2 all tests are running 2014-04-14 03:01:11 +02:00
robert
0a7829d0ad Changed constraints in all checkers to be generic for wideIO and ddr4 2014-04-14 02:41:04 +02:00
Janik Schlemminger
6583a661d2 tlm protocol, record in interface methods 2014-04-13 14:38:17 +02:00
robert
856db2fde8 merged 2014-04-13 11:54:01 +02:00
robert
e354fb5652 added recording of memconfig, memspec. Tests use the memconfig in a trace for the timing 2014-04-13 11:01:21 +02:00
Janik Schlemminger
2c0f2c95a3 simulation bug fix -> stop after termination delta cycle 2014-04-13 02:17:05 +02:00
Janik Schlemminger
8d07af4431 simulation manager extended to 4 player, refactoring, porno progress bar 2014-04-13 01:30:38 +02:00
Janik Schlemminger
e9633c1b30 cool simulation manager 2014-04-12 20:43:10 +02:00
Janik Schlemminger
a1444a4d7b PowerDownChecker and release build setting added 2014-04-12 11:44:27 +02:00
Janik Schlemminger
3914f4678b refactored refresh manager and powerdown 2014-04-11 23:08:15 +02:00
robert
5c899dabe3 merged 2014-04-11 12:44:17 +02:00
robert
8bc3293dcb relocated getBankgroup function 2014-04-11 12:42:49 +02:00
Janik Schlemminger
d313afa84a merge 2014-04-11 12:26:43 +02:00
Janik Schlemminger
53d37036bc memconfig.xml changes ignored 2014-04-11 12:16:10 +02:00
Janik Schlemminger
3ba934b45f refresh manager changed vector to map 2014-04-10 10:22:16 +02:00
robert
a433ad6fcf bankgroup is now recorded 2014-04-10 10:14:20 +02:00
robert
27e00659fa changed simulation manager 2014-04-10 01:06:04 +02:00
robert
7c31ee8ee1 resolved conflict 2014-04-10 00:05:25 +02:00
robert
76ebfb2dd8 added par_bs 2014-04-10 00:04:38 +02:00
Janik Schlemminger
d6825125e1 bankgroup in dram extension 2014-04-09 21:22:42 +02:00
Janik Schlemminger
93bc1edb82 length on data strobe different for double data rate and single data rate 2014-04-09 20:15:03 +02:00
robert
abb3694391 recording data strobe information now 2014-04-09 16:53:11 +02:00
Janik Schlemminger
486a8dd78b Merge branch 'master' of https://git.rhrk.uni-kl.de/schlemmi/dram 2014-04-09 13:56:28 +02:00
Janik Schlemminger
3bbf81584c first ddr4 changes 2014-04-09 13:56:24 +02:00
robert
e51deb97ec changed stuff, refresh aware 2014-04-09 13:54:37 +02:00
Janik Schlemminger
339dfbbdbb config xml extended 2014-04-09 12:36:02 +02:00