derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
2da4a2cdca3a2cd7cea8aaa6038be6527ec90dff
gem5/src/arch/arm
History
Gabe Black 2da4a2cdca cpu: Stop including arch/isa.hh. 
This header file is no longer needed.

Also fix some places where the isa header file was being transitively
included.

Change-Id: Ib9a9d7db0c9808b29d7614bbd68e2052ea345e9f
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/51239
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>
2022-08-20 01:17:06 +00:00
..
fastmodel
arch: Make the (read|set)MiscReg methods virtual.
2022-08-20 01:15:23 +00:00
freebsd
arch-arm: Rework the condition code regs.
2022-06-08 20:34:01 +00:00
gdb-xml
scons: Use tags to gate ISA files and not env['TARGET_ISA'].
2021-10-19 20:41:03 +00:00
insts
arch,cpu,sim: Store registers in InstRecord with InstResult.
2022-08-02 12:44:25 +00:00
isa
arch-arm,cpu: Remove all uses of flattenRegId.
2022-08-20 01:14:13 +00:00
kvm
arch,cpu: Replace calls to (get|set)RegFlat.
2022-08-20 01:13:29 +00:00
linux
arch-arm: Rework the int regs.
2022-06-08 20:33:42 +00:00
regs
arch-arm: Implement RegClass based register flattening.
2022-08-09 09:18:36 +00:00
tracers
misc: Stop including arch/vecregs.hh and fix transitive includes.
2022-08-04 20:22:44 +00:00
aapcs32.hh
misc: Stop including arch/vecregs.hh and fix transitive includes.
2022-08-04 20:22:44 +00:00
aapcs64.hh
misc: Stop including arch/vecregs.hh and fix transitive includes.
2022-08-04 20:22:44 +00:00
aapcs64.test.cc
misc: Replace type_traits.hh XX::value with XX_v.
2021-07-28 01:48:03 +00:00
ArmCPU.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ArmDecoder.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ArmFsWorkload.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ArmInterrupts.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ArmISA.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ArmMMU.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ArmNativeTrace.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ArmPMU.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ArmSemihosting.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ArmSeWorkload.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ArmSystem.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ArmTLB.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
AtomicSimpleCPU.py
cpu: Specialize CPUs for an ISA at the leaves, not BaseCPU.
2022-01-12 15:59:27 +00:00
decoder.cc
arch: Make the (read|set)MiscReg methods virtual.
2022-08-20 01:15:23 +00:00
decoder.hh
arch: Make the (read|set)MiscReg methods virtual.
2022-08-20 01:15:23 +00:00
faults.cc
arch-arm: Check if VectorCatch is nullptr
2022-06-27 23:35:49 +00:00
faults.hh
arch-arm: Fix setup of ESR.IL field
2022-03-16 22:47:25 +00:00
fs_workload.cc
arch-arm: Rework the int regs.
2022-06-08 20:33:42 +00:00
fs_workload.hh
arch,sim: Add a byteOrder accessor to the Workload class.
2021-11-18 07:09:00 +00:00
htm.cc
arch: Minimize use of RegClassType constants and the RegId constructor.
2022-07-27 10:59:07 +00:00
htm.hh
arch-arm: Rework the int regs.
2022-06-08 20:33:42 +00:00
interrupts.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
interrupts.hh
arch-arm: Consolidate Arm FEAT check into single hasExtension
2022-05-09 16:45:58 +00:00
isa_device.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
isa_device.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
isa.cc
arch: Make the (read|set)MiscReg methods virtual.
2022-08-20 01:15:23 +00:00
isa.hh
arch: Make the (read|set)MiscReg methods virtual.
2022-08-20 01:15:23 +00:00
MinorCPU.py
cpu: Specialize CPUs for an ISA at the leaves, not BaseCPU.
2022-01-12 15:59:27 +00:00
mmu.cc
arch-arm: Revamp of AArch64 S1 access permission logic
2022-07-05 08:45:01 +00:00
mmu.hh
arch-arm: Revamp of AArch64 S1 access permission logic
2022-07-05 08:45:01 +00:00
nativetrace.cc
arch: Minimize use of RegClassType constants and the RegId constructor.
2022-07-27 10:59:07 +00:00
nativetrace.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
NonCachingSimpleCPU.py
cpu: Specialize CPUs for an ISA at the leaves, not BaseCPU.
2022-01-12 15:59:27 +00:00
O3Checker.py
cpu: Specialize CPUs for an ISA at the leaves, not BaseCPU.
2022-01-12 15:59:27 +00:00
O3CPU.py
cpu: Specialize CPUs for an ISA at the leaves, not BaseCPU.
2022-01-12 15:59:27 +00:00
page_size.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pagetable.cc
arch-arm: Add walkBits method to PageTableOps
2021-10-27 09:05:44 +00:00
pagetable.hh
arch-arm: Add partial param to TlbEntry
2021-12-10 16:09:09 +00:00
pauth_helpers.cc
arch-arm: XPACD, XPACI, XPACLRI do not trap
2022-08-17 13:30:08 +00:00
pauth_helpers.hh
arch-arm: XPACD, XPACI, XPACLRI do not trap
2022-08-17 13:30:08 +00:00
pcstate.hh
arch,cpu: Make branching() a virtual member of PCStateBase.
2021-11-30 23:30:06 +00:00
pmu.cc
arch-arm, dev-arm: Add currEL function to the ISA class
2021-12-07 18:58:49 +00:00
pmu.hh
arch-arm: Fix memory leak of PMU events
2021-09-22 05:31:01 +00:00
process.cc
arch-arm: Rework the int regs.
2022-06-08 20:33:42 +00:00
process.hh
arch-arm: Rework the int regs.
2022-06-08 20:33:42 +00:00
qarma.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
qarma.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
reg_abi.cc
arch: Switch the generic register ABI over to use RegId.
2022-06-19 07:48:14 +00:00
reg_abi.hh
arch: Switch the generic register ABI over to use RegId.
2022-06-19 07:48:14 +00:00
remote_gdb.cc
arch: Minimize use of RegClassType constants and the RegId constructor.
2022-07-27 10:59:07 +00:00
remote_gdb.hh
base: Correct checkBpLen naming with checkBpKind
2021-12-16 13:26:39 +00:00
SConscript
arch-arm: Implement RegClass based register flattening.
2022-08-09 09:18:36 +00:00
SConsopts
scons: Turn the ISA and GPU ISA lists into construction variables.
2021-08-07 03:12:56 +00:00
se_workload.hh
sim: Move the MemPools object out of System and into SEWorkload.
2021-09-30 00:30:49 +00:00
self_debug.cc
arch-arm: Initialize Debug using AArch64 version of the registers
2022-06-24 14:03:16 +00:00
self_debug.hh
arch-arm: Check if VectorCatch is nullptr
2022-06-27 23:35:49 +00:00
semihosting.cc
arch-arm: Rework the int regs.
2022-06-08 20:33:42 +00:00
semihosting.hh
arch-arm: Rework the int regs.
2022-06-08 20:33:42 +00:00
stacktrace.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
stage2_lookup.cc
arch-arm: Move translation logic from the ArmTLB to the ArmMMU
2021-07-28 08:13:09 +00:00
stage2_lookup.hh
arch-arm: Move translation logic from the ArmTLB to the ArmMMU
2021-07-28 08:13:09 +00:00
system.cc
arch-arm: Add missing Armv8.2 extensions to the enum
2021-09-30 16:03:41 +00:00
system.hh
misc: Stop including arch/vecregs.hh and fix transitive includes.
2022-08-04 20:22:44 +00:00
table_walker.cc
arch-arm: Consolidate Arm FEAT check into single hasExtension
2022-05-09 16:45:58 +00:00
table_walker.hh
arch-arm: Allowing table descriptor to be inserted in TLB
2021-12-12 05:04:24 +00:00
TimingSimpleCPU.py
cpu: Specialize CPUs for an ISA at the leaves, not BaseCPU.
2022-01-12 15:59:27 +00:00
tlb.cc
arch-arm: Revamp TLB invalidation by introducing TLBIOp::match
2022-07-30 08:59:49 +00:00
tlb.hh
arch-arm: Revamp TLB invalidation by introducing TLBIOp::match
2022-07-30 08:59:49 +00:00
tlbi_op.cc
arch-arm: Revamp TLB invalidation by introducing TLBIOp::match
2022-07-30 08:59:49 +00:00
tlbi_op.hh
arch-arm: Revamp TLB invalidation by introducing TLBIOp::match
2022-07-30 08:59:49 +00:00
types.hh
arch-arm: Define an Affinity type
2022-02-03 16:36:29 +00:00
utility.cc
cpu: Stop including arch/isa.hh.
2022-08-20 01:17:06 +00:00
utility.hh
arch-arm: Generate MSR/MRS iss within trapping logic
2022-07-28 13:24:02 +00:00