derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
15cba2ad1c17f20e7f4bcad034928d7739420cf7
gem5/src/mem
History
Tom Rollet 15cba2ad1c mem-cache: Queue,QueueEntry, NSHR::TargetList inherit from Named 
With this change, when using a DPRINTF statment on a class inheriting
from the Queue or QueueEntry class, the name at the start of the log
line will be meaningful.

Currently affected classes:
    MSHRqueue
    MSHR
    MSHR::TargetList
    WriteQueue
    WriteQueueEntry

Change-Id: I4e5ac080fec572961f9f1d9f88429ed6e72d8994
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/47040
Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br>
Maintainer: Daniel Carvalho <odanrc@yahoo.com.br>
Tested-by: kokoro <noreply+kokoro@google.com>
2021-06-29 07:06:18 +00:00
..
cache
mem-cache: Queue,QueueEntry, NSHR::TargetList inherit from Named
2021-06-29 07:06:18 +00:00
probes
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
protocol
mem: Delete authors lists from mem files.
2020-02-17 21:51:08 +00:00
qos
mem: Move QoS' MemSinkInterface into gem5::qos
2021-06-28 20:25:07 +00:00
ruby
mem-ruby: Add (BUSY_BLKD,SnpOnceFwd) transition
2021-06-29 02:13:54 +00:00
slicc
python,scons,mem-ruby: Tag origin of generated files
2021-06-28 20:25:07 +00:00
abstract_mem.cc
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
abstract_mem.hh
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
AbstractMemory.py
mem: Consistently use ISO prefixes
2021-01-22 16:03:54 +00:00
addr_mapper.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
addr_mapper.hh
mem: Ensure that RangeAddrMapper publishes its address range.
2021-03-31 20:54:38 +00:00
AddrMapper.py
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
backdoor.hh
misc: Fix remaining opening braces
2021-04-07 01:29:31 +00:00
bridge.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
bridge.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
Bridge.py
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
cfi_mem.cc
mem: Rename "memory" variables as "mem"
2021-05-29 11:13:49 +00:00
cfi_mem.hh
mem: Rename "memory" variables as "mem"
2021-05-29 11:13:49 +00:00
CfiMemory.py
mem: CFI Flash Memory implementation
2021-04-16 09:52:55 +00:00
coherent_xbar.cc
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
coherent_xbar.hh
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
comm_monitor.cc
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
comm_monitor.hh
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
CommMonitor.py
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
DRAMInterface.py
configs, mem: MemInterface generating its own controller
2021-03-19 13:34:37 +00:00
drampower.cc
sim,misc: Rename Int namespace as as_int
2021-05-26 23:08:21 +00:00
drampower.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
dramsim2_wrapper.cc
misc: Replace M5_VAR_USED with GEM5_VAR_USED.
2021-05-11 20:16:31 +00:00
dramsim2_wrapper.hh
mem: Delete authors lists from mem files.
2020-02-17 21:51:08 +00:00
dramsim2.cc
mem: Rename "memory" variables as "mem"
2021-05-29 11:13:49 +00:00
dramsim2.hh
mem: Rename "memory" variables as "mem"
2021-05-29 11:13:49 +00:00
dramsim3_wrapper.cc
misc: Replace M5_VAR_USED with GEM5_VAR_USED.
2021-05-11 20:16:31 +00:00
dramsim3_wrapper.hh
mem,ext: Integrating DRAMSim3 with gem5
2020-09-02 15:51:00 +00:00
dramsim3.cc
mem: Rename "memory" variables as "mem"
2021-05-29 11:13:49 +00:00
dramsim3.hh
mem: Rename "memory" variables as "mem"
2021-05-29 11:13:49 +00:00
DRAMsim3.py
misc: Re-remove Authors lines from source files.
2021-02-03 12:55:17 +00:00
DRAMSim2.py
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
external_master.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
external_master.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
external_slave.cc
misc: Add missing compiler.hh include
2021-05-14 10:02:14 +00:00
external_slave.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
ExternalMaster.py
mem: Update port terminology
2020-08-26 16:48:13 +00:00
ExternalSlave.py
mem: Delete authors lists from mem files.
2020-02-17 21:51:08 +00:00
hmc_controller.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
hmc_controller.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
HMCController.py
mem: Delete authors lists from mem files.
2020-02-17 21:51:08 +00:00
htm.cc
arch, mem: Initial Hardware Transactional Memory implementation
2020-09-02 08:30:11 +00:00
htm.hh
arch, mem: Initial Hardware Transactional Memory implementation
2020-09-02 08:30:11 +00:00
mem_checker_monitor.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
mem_checker_monitor.hh
misc: Remove unused params() definitions
2021-02-19 23:27:34 +00:00
mem_checker.cc
misc: Fix some includes
2021-01-15 23:15:30 +00:00
mem_checker.hh
base: Move Named class to its own file
2021-03-16 03:28:52 +00:00
mem_ctrl.cc
mem: format address in hex in the memory controller debug trace
2021-06-24 07:37:35 +00:00
mem_ctrl.hh
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
mem_delay.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
mem_delay.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
mem_interface.cc
mem: format address in hex in the memory controller debug trace
2021-06-24 07:37:35 +00:00
mem_interface.hh
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
mem_requestor.hh
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
MemChecker.py
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
MemCtrl.py
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
MemDelay.py
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
MemInterface.py
mem: Clean up Memory Controller
2020-09-08 16:38:47 +00:00
multi_level_page_table.hh
misc: Fix missing includes.
2021-01-13 08:55:59 +00:00
noncoherent_xbar.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
noncoherent_xbar.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
NVMInterface.py
mem: Consistently use ISO prefixes
2021-01-22 16:03:54 +00:00
packet_access.hh
base, sim: Make ByteOrder into a ScopedEnum accessible to Python
2020-09-08 16:24:00 +00:00
packet_queue.cc
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
packet_queue.hh
misc: Fix coding style for class-opening braces
2021-03-19 20:57:24 +00:00
packet.cc
mem: Get rid of the SET* macros in packet.cc.
2021-05-12 23:10:55 +00:00
packet.hh
mem: Get rid of the SET* macros in packet.cc.
2021-05-12 23:10:55 +00:00
page_table.cc
misc: Replace M5_VAR_USED with GEM5_VAR_USED.
2021-05-11 20:16:31 +00:00
page_table.hh
misc: Fix coding style for enum's opening braces
2021-03-23 16:26:04 +00:00
physical.cc
mem: Stop "using namespace std"
2021-01-23 12:09:58 +00:00
physical.hh
misc: Fix missing includes.
2021-01-13 08:55:59 +00:00
port_proxy.cc
mem: Add a ThreadContext helper constructor for PortProxy.
2021-05-25 04:12:02 +00:00
port_proxy.hh
mem: Add a ThreadContext helper constructor for PortProxy.
2021-05-25 04:12:02 +00:00
port.cc
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
port.hh
base,mem: Use the standard [[deprecated]] attribute.
2020-09-28 21:52:41 +00:00
qport.hh
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
request.hh
cpu,mem: Rename ContextSwitchTaskId namespace
2021-05-29 11:13:49 +00:00
SConscript
mem: Conclude deprecation of MemObject
2021-06-28 20:25:07 +00:00
se_translating_port_proxy.cc
mem: fixupAddr should not panic if it fails.
2020-06-18 03:58:48 +00:00
se_translating_port_proxy.hh
misc: Fix coding style for enum's opening braces
2021-03-23 16:26:04 +00:00
serial_link.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
serial_link.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
SerialLink.py
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
simple_mem.cc
mem: Rename "memory" variables as "mem"
2021-05-29 11:13:49 +00:00
simple_mem.hh
mem: Rename "memory" variables as "mem"
2021-05-29 11:13:49 +00:00
SimpleMemory.py
configs, mem: MemInterface generating its own controller
2021-03-19 13:34:37 +00:00
snoop_filter.cc
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
snoop_filter.hh
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
stack_dist_calc.cc
mem: Fix some transitive includes.
2021-03-09 01:01:50 +00:00
stack_dist_calc.hh
misc: Fix remaining opening braces
2021-04-07 01:29:31 +00:00
token_port.cc
misc: Re-remove Authors lines from source files.
2021-02-03 12:55:17 +00:00
token_port.hh
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
tport.cc
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
tport.hh
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
translating_port_proxy.cc
misc: Stop using BaseCPU::getSendFunctional.
2021-05-25 08:23:49 +00:00
translating_port_proxy.hh
mem: Add a Request::Flags parameter to the translating port proxies.
2020-03-19 07:21:13 +00:00
xbar.cc
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
xbar.hh
base-stats,misc: Rename Stats namespace as statistics
2021-05-29 11:13:49 +00:00
XBar.py
mem: Consistently use ISO prefixes
2021-01-22 16:03:54 +00:00