derek/DRAMSys
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
1,683 Commits 1 Branch 0 Tags
f68bef7e7477d466b3040472bb07ebc497f227d2
Commit Graph

1683 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Lukas Steiner
f68bef7e74 Add earliest time of issuance to command tuple and adapt cmd muxes. 2020-07-30 14:33:34 +02:00
Lukas Steiner
f23ea816c3 std::pair to std::tuple for new command multiplexer. 2020-07-29 14:58:26 +02:00
Lukas Steiner
4ce4611b9c Multi-cycle commands scheduled at last cycle on bus, LPDDR4 adapted. 2020-07-29 09:05:32 +02:00
Lukas Steiner
12a4163afc Merge branch 'test_improvement' into 'develop' 
Updates to readme for GitHub.

See merge request ems/astdm/dram.sys!262
 2020-07-22 10:06:23 +02:00
Lukas Steiner
4379390473 Update readme, change examples to FR-FCFS scheduler. 2020-07-22 09:54:06 +02:00
Lukas Steiner
de47f25f4f Update trace analyzer readme section. 2020-07-21 10:20:03 +02:00
Lukas Steiner
6a64e2eac6 Move disclaimer to the top, remove voco traces. 2020-07-21 09:48:20 +02:00
Lukas Steiner
2f34b4d8dc Add logo and UML to the readme. 2020-07-20 15:15:04 +02:00
Lukas Steiner
cf3398c66f Create working example for thermalsim. 2020-07-20 13:46:25 +02:00
Lukas Steiner
9e403d5887 Merge branch 'test_improvement' into 'develop' 
Update readme, add RDA/WRA to refresh manager, use UINT64_C literals

See merge request ems/astdm/dram.sys!260
 2020-07-09 09:44:20 +02:00
Lukas Steiner
9fe7232d7f Include elastic trace example, extend readme. 2020-07-09 09:30:58 +02:00
Lukas Steiner
156bbb7442 Use UINT64_C literals in address decoder. 2020-07-08 13:58:47 +02:00
Lukas Steiner
9a3dc16d56 Add RDA and WRA to RefreshManagerRankwise. 2020-07-08 09:08:32 +02:00
Lukas Steiner
241352be20 Add nlohmann json submodule. 2020-07-06 18:05:43 +02:00
Lukas Steiner
bacf0017ba Resolve merge conflicts. 2020-07-06 17:57:04 +02:00
Lukas Steiner
0e0b80d646 Merge branch 'development' 
# Conflicts:
#	.gitlab-ci.yml
#	DRAMSys/CMakeLists.txt
#	DRAMSys/gem5/CMakeLists.txt
#	DRAMSys/library/CMakeLists.txt
#	DRAMSys/library/resources/configs/mcconfigs/fifo.json
#	DRAMSys/library/resources/configs/mcconfigs/fifoStrict.json
#	DRAMSys/library/resources/configs/mcconfigs/fr_fcfs.json
#	DRAMSys/library/resources/configs/mcconfigs/fr_fcfs_grp.json
#	DRAMSys/library/resources/configs/memspecs/HBM2.json
#	DRAMSys/library/resources/configs/memspecs/JEDEC_256Mb_WIDEIO-200_128bit.json
#	DRAMSys/library/resources/configs/memspecs/JEDEC_256Mb_WIDEIO-266_128bit.json
#	DRAMSys/library/resources/configs/memspecs/JEDEC_4Gb_DDR4-1866_8bit_A.json
#	DRAMSys/library/resources/configs/memspecs/JEDEC_4Gb_DDR4-2400_8bit_A.json
#	DRAMSys/library/resources/configs/memspecs/JEDEC_4x64_2Gb_WIDEIO2-400_64bit.json
#	DRAMSys/library/resources/configs/memspecs/JEDEC_4x64_2Gb_WIDEIO2-533_64bit.json
#	DRAMSys/library/resources/configs/memspecs/JEDEC_8Gb_LPDDR4-3200_16bit.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR2-1066_16bit_H.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR2-800_16bit_H.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1066_16bit_G.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1066_16bit_G_2s.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1066_16bit_G_3s.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1066_16bit_G_mu.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1066_8bit_G.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1066_8bit_G_2s.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1066_8bit_G_3s.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1066_8bit_G_mu.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1600_8bit_G.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1600_8bit_G_2s.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1600_8bit_G_3s.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1600_8bit_G_less_refresh.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-1600_8bit_G_mu.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_1Gb_DDR3-800_8bit_G.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2GB_DDR3-1066_64bit_D_SODIMM.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2GB_DDR3-1066_64bit_G_UDIMM.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2GB_DDR3-1333_64bit_D_SODIMM.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2GB_DDR3-1600_64bit_G_UDIMM.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_DDR3-1066_8bit_D.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_DDR3-1066_8bit_D_2s.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_DDR3-1066_8bit_D_3s.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_DDR3-1066_8bit_D_mu.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_DDR3-1600_16bit_D.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_DDR3-1600_16bit_D_2s.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_DDR3-1600_16bit_D_3s.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_DDR3-1600_16bit_D_mu.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_LPDDR-266_16bit_A.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_LPDDR-333_16bit_A.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_LPDDR2-1066-S4_16bit_A.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_2Gb_LPDDR2-800-S4_16bit_A.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_4Gb_DDR4-1866_8bit_A.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_4Gb_DDR4-2400_8bit_A.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_4Gb_LPDDR3-1333_32bit_A.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_4Gb_LPDDR3-1600_32bit_A.json
#	DRAMSys/library/resources/configs/memspecs/MICRON_6Gb_LPDDR4-3200_32bit_A.json
#	DRAMSys/library/resources/configs/memspecs/SAMSUNG_K4B1G1646E_1Gb_DDR3-1600_16bit.json
#	DRAMSys/library/resources/configs/memspecs/SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit.json
#	DRAMSys/library/resources/configs/memspecs/memspec_ranktest.json
#	DRAMSys/library/resources/configs/simulator/ddr3.json
#	DRAMSys/library/resources/configs/simulator/ddr3_ecc.json
#	DRAMSys/library/resources/configs/simulator/ddr3_gem5_se.json
#	DRAMSys/library/resources/configs/simulator/ddr4.json
#	DRAMSys/library/resources/configs/simulator/hbm2.json
#	DRAMSys/library/resources/configs/simulator/lpddr4.json
#	DRAMSys/library/resources/configs/simulator/wideio.json
#	DRAMSys/library/resources/configs/simulator/wideio_ecc.json
#	DRAMSys/library/resources/configs/simulator/wideio_thermal.json
#	DRAMSys/library/src/common/TlmRecorder.cpp
#	DRAMSys/library/src/common/utils.cpp
#	DRAMSys/library/src/common/utils.h
#	DRAMSys/library/src/configuration/Configuration.cpp
#	DRAMSys/library/src/configuration/memspec/MemSpec.cpp
#	DRAMSys/library/src/configuration/memspec/MemSpec.h
#	DRAMSys/library/src/configuration/memspec/MemSpecDDR3.cpp
#	DRAMSys/library/src/configuration/memspec/MemSpecDDR4.cpp
#	DRAMSys/library/src/configuration/memspec/MemSpecGDDR5.cpp
#	DRAMSys/library/src/configuration/memspec/MemSpecGDDR5X.cpp
#	DRAMSys/library/src/configuration/memspec/MemSpecGDDR6.cpp
#	DRAMSys/library/src/configuration/memspec/MemSpecHBM2.cpp
#	DRAMSys/library/src/configuration/memspec/MemSpecLPDDR4.cpp
#	DRAMSys/library/src/configuration/memspec/MemSpecWideIO.cpp
#	DRAMSys/library/src/configuration/memspec/MemSpecWideIO2.cpp
#	DRAMSys/library/src/controller/Controller.cpp
#	DRAMSys/library/src/controller/ControllerRecordable.cpp
#	DRAMSys/library/src/controller/checker/CheckerLPDDR4.cpp
#	DRAMSys/library/src/simulation/Arbiter.cpp
#	DRAMSys/library/src/simulation/DRAMSys.cpp
#	DRAMSys/library/src/simulation/DRAMSysRecordable.cpp
#	DRAMSys/library/src/simulation/Setup.h
#	DRAMSys/library/src/simulation/dram/DramRecordable.cpp
#	DRAMSys/pct/createPlatform.tcl
#	DRAMSys/simulator/CMakeLists.txt
#	DRAMSys/tests/DDR3/configs/amconfigs/am_ddr3_8x1Gbx8_dimm_p1KB_brc.xml
#	DRAMSys/tests/DDR3/configs/mcconfigs/fifoStrict.xml
#	DRAMSys/tests/DDR3/configs/mcconfigs/fr_fcfs.xml
#	DRAMSys/tests/DDR4/configs/simulator/ddr4.json
#	DRAMSys/tests/ddr3_multirank/configs/simulator/ddr3.json
#	DRAMSys/tests/lpddr4/configs/amconfigs/am_lpddr4_8Gbx16_brc.json
#	README.md
 2020-07-06 17:39:23 +02:00
Lukas Steiner
33a9d97217 Merge branch 'readme_github' into 'development' 
Readme for GitHub

See merge request ems/astdm/dram.sys!258
 2020-07-06 17:00:30 +02:00
Lukas Steiner
a68aa08e3a Remove unused example and trace files. 2020-07-06 16:52:05 +02:00
Lukas Steiner
619cff337a Renaming of directory. 2020-07-06 14:37:05 +02:00
Lukas Steiner
82c32728fa Renaming of gem5 config files. 2020-07-06 14:25:44 +02:00
Lukas Steiner
6744a3b9bc Small updates in CMake files. 2020-07-06 09:27:39 +02:00
Lukas Steiner
e2659b4449 Clean up gem5 directory. 2020-07-03 15:42:41 +02:00
Lukas Steiner
0dddf9b794 Merge remote-tracking branch 'origin/parallel_runners' into readme_github 2020-07-03 14:49:57 +02:00
Lukas Steiner
f037c0948b Adds disclaimer to readme. 2020-07-03 14:48:18 +02:00
Lukas Steiner
8f45b7683b Test: coverage only for library and simulator. 2020-07-03 14:45:51 +02:00
Lukas Steiner
f0a5f07345 Rename TUK, add missing disclaimers. 2020-07-03 14:20:48 +02:00
Lukas Steiner
03e27090a3 Updates gem5 readme. 2020-07-03 10:28:06 +02:00
Lukas Steiner
92fd46eba4 Use GIT_STRATEGY fetch for CI. 2020-07-02 15:25:48 +02:00
Lukas Steiner
3a03119d78 Merge branch 'readme_updates2' into 'development' 
Readme updates.

See merge request ems/astdm/dram.sys!257
 2020-07-02 15:22:45 +02:00
Lukas Steiner
7b4aeaf663 Remove old tests. 2020-07-02 15:07:29 +02:00
Lukas Steiner
88821a2216 Merge branch 'ci_tests' into readme_updates2 
# Conflicts:
#	DRAMSys/tests/HBM2/configs/mcconfigs/fifoStrict.json
 2020-07-02 14:58:58 +02:00
scorrea
c762540d37 dummy refresh manager test 2020-07-02 14:15:42 +02:00
Lukas Steiner
8dd4f3f702 Merge branch 'ci_tests' into 'development' 
Include new CI for DRAMSys4.0 on KOA

See merge request ems/astdm/dram.sys!256
 2020-07-02 14:08:38 +02:00
scorrea
aca89f7a07 power analysis enabled for ddr3 and ddr4 2020-07-02 12:38:47 +02:00
Lukas Steiner
7dad1da564 One stage for tests in CI. 2020-07-02 11:51:47 +02:00
Lukas Steiner
603f9b6bdd Move refresh mode to DDR4 memspec. 2020-07-02 11:28:44 +02:00
Lukas Steiner
74c219ebdc Update image paths. 2020-07-01 16:55:47 +02:00
Lukas Steiner
92c32fdf15 Removed old images of readme. 2020-07-01 16:31:01 +02:00
Lukas Steiner
3d3c9c2799 Update resources. 2020-07-01 16:11:52 +02:00
Lukas Steiner
b52cabf21a Readme updates, separate gem5 readme. 2020-07-01 15:41:20 +02:00
scorrea
56fa53b784 export COVERAGE=true 2020-06-30 19:34:47 +02:00
scorrea
072ae5960c html files removed 2020-06-30 17:44:57 +02:00
scorrea
e98e1c49aa html removed 2020-06-30 17:42:08 +02:00
scorrea
f0d3a081c8 .gitlab-ci.yml back to older version 2020-06-30 17:07:51 +02:00
scorrea
6e8ea831c6 removed base.out before coverage eval 2020-06-30 16:12:48 +02:00
scorrea
153d68dee8 base file removed 2020-06-30 15:58:23 +02:00
scorrea
5db27a8b17 undone changes to cov test 2020-06-30 12:59:24 +02:00
scorrea
cdb1693687 Merge branch 'ci_tests' of https://git.eit.uni-kl.de/ems/astdm/dram.sys into ci_tests 2020-06-30 12:34:46 +02:00
scorrea
9241689b99 cov test updated 2020-06-30 12:33:12 +02:00
Lukas Steiner
117937f4aa Includes flag for coverage build. 2020-06-30 11:15:46 +02:00