derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
eb7d3b6b6c0cd6b6dab75836637aacfbe6f8bbfc
gem5/src/sim
History
Gabe Black eb7d3b6b6c sim: Don't needlessly recreate ISA types in InstRecord. 
The ISAs already define fully realized types. We don't need to
separately track what parameters they used and then feed them into the
same templates again elsewhere.

Change-Id: Iac18bb9374ff684259c6aa00036eac4d1026dcfc
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/42002
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>
2021-04-20 00:14:09 +00:00
..
guest_abi
sim: Simplify some code in the guest ABI mechanism.
2021-03-04 10:19:05 +00:00
power
sim: Add units to src/sim
2021-02-10 09:03:09 +00:00
probe
misc: Fix coding style for struct's opening braces
2021-03-19 20:57:24 +00:00
async.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
async.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
aux_vector.hh
misc: Fix coding style for enum's opening braces
2021-03-23 16:26:04 +00:00
backtrace_glibc.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
backtrace_none.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
backtrace.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
byteswap.hh
arch,base,mem,sim: Fix style in base/types.hh and remove extra includes.
2021-01-28 05:33:33 +00:00
byteswap.test.cc
base, sim: Make ByteOrder into a ScopedEnum accessible to Python
2020-09-08 16:24:00 +00:00
clock_domain.cc
sim: Add units to src/sim
2021-02-10 09:03:09 +00:00
clock_domain.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
ClockDomain.py
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
clocked_object.cc
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
clocked_object.hh
misc: Remove unused params() definitions
2021-02-19 23:27:34 +00:00
ClockedObject.py
sim-power: Creation of PowerState class
2020-04-29 21:03:31 +00:00
core.cc
sim: Move cur tick to its own files
2021-02-03 01:12:27 +00:00
core.hh
sim: Move cur tick to its own files
2021-02-03 01:12:27 +00:00
cur_tick.cc
sim: Move cur tick to its own files
2021-02-03 01:12:27 +00:00
cur_tick.hh
sim: Move cur tick to its own files
2021-02-03 01:12:27 +00:00
cxx_config_ini.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
cxx_config_ini.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
cxx_config.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
cxx_config.hh
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
cxx_manager.cc
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
cxx_manager.hh
misc: Replaced master/slave terminology
2020-09-10 23:02:28 +00:00
debug.cc
sim: Stop "using namespace std"
2021-01-23 12:09:43 +00:00
debug.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
drain.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
drain.hh
misc: Fix coding style for enum's opening braces
2021-03-23 16:26:04 +00:00
dvfs_handler.cc
misc: Fix some includes
2021-01-15 23:15:30 +00:00
dvfs_handler.hh
misc: Fix coding style for struct's opening braces
2021-03-19 20:57:24 +00:00
DVFSHandler.py
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
emul_driver.hh
dev-hsa: enable interruptible hsa signal support
2021-01-31 03:25:05 +00:00
eventq.cc
sim: Stop "using namespace std"
2021-01-23 12:09:43 +00:00
eventq.hh
misc: Fix some includes
2021-01-15 23:15:30 +00:00
faults.cc
arch,cpu,sim: Route system calls through the workload.
2020-09-20 07:26:42 +00:00
faults.hh
arch,cpu,sim: Move the null and nop StaticInstPtrs to their own files.
2021-04-17 22:39:37 +00:00
fd_array.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
fd_array.hh
sim: Generalize the arrayParamOut and arrayParamIn functions.
2020-10-22 22:00:38 +00:00
fd_entry.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
fd_entry.hh
misc: Fix coding style for enum's opening braces
2021-03-23 16:26:04 +00:00
full_system.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
futex_map.cc
sim-se: don't wake up SE futex syscalls on ARM events
2020-08-10 08:52:03 +00:00
futex_map.hh
misc: Fix coding style for class-opening braces
2021-03-19 20:57:24 +00:00
global_event.cc
misc: Make many includes explicit.
2020-06-03 19:42:46 +00:00
global_event.hh
sim,mem,dev: Merge eventq_impl.hh into eventq.hh.
2020-06-04 01:54:19 +00:00
guest_abi.hh
sim: Simplify some code in the guest ABI mechanism.
2021-03-04 10:19:05 +00:00
guest_abi.test.cc
misc: Replace enable_if<>::type with enable_if_t<>.
2020-10-23 12:59:59 +00:00
init_signals.cc
sim: Stop "using namespace std"
2021-01-23 12:09:43 +00:00
init_signals.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
init.cc
ext: Update pybind11 to version 2.6.2.
2021-02-02 06:26:03 +00:00
init.hh
ext: Update pybind11 to version 2.6.2.
2021-02-02 06:26:03 +00:00
insttracer.hh
sim: Don't needlessly recreate ISA types in InstRecord.
2021-04-20 00:14:09 +00:00
InstTracer.py
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
kernel_workload.cc
sim: Add a copied symbol table for the kernel on physical address
2021-03-18 13:44:18 +00:00
kernel_workload.hh
misc: Use PARAMS
2021-02-19 23:27:34 +00:00
linear_solver.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
linear_solver.hh
misc: Fix coding style for class-opening braces
2021-03-19 20:57:24 +00:00
main.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
mathexpr.cc
sim: Add function that returns all variables in a MathExpr
2020-04-29 21:02:32 +00:00
mathexpr.hh
misc: Fix coding style for enum's opening braces
2021-03-23 16:26:04 +00:00
mem_state.cc
mem,sim: Get the page size from the page table in SE mode.
2020-11-06 08:16:40 +00:00
mem_state.hh
misc: Fix mismatched struct/class "tags" and reenable that warning.
2021-02-19 08:29:00 +00:00
port.cc
sim: Add some helpers to catch and reporting using unbound ports.
2020-06-16 02:35:41 +00:00
port.hh
sim: Add some helpers to catch and reporting using unbound ports.
2020-06-16 02:35:41 +00:00
power_domain.cc
sim: Add units to src/sim
2021-02-10 09:03:09 +00:00
power_domain.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
power_state.cc
sim: Fix initialization of ticksClkGated distribution
2021-02-17 09:59:33 +00:00
power_state.hh
misc: Use PARAMS
2021-02-19 23:27:34 +00:00
PowerDomain.py
sim-power: Addition of PowerDomains
2020-04-29 21:03:31 +00:00
PowerState.py
sim-power: Addition of PowerDomains
2020-04-29 21:03:31 +00:00
process_impl.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
process.cc
sim: Add units to src/sim
2021-02-10 09:03:09 +00:00
process.hh
sim: Update stats style of System and Process
2020-12-22 09:52:36 +00:00
Process.py
sim: Consistently use ISO prefixes
2021-01-24 18:45:01 +00:00
proxy_ptr.hh
sim: Add a void * analogue to VPtr.
2021-02-06 01:13:58 +00:00
proxy_ptr.test.cc
arch,sim: Add a UintPtr type to the ABI types for GuestABI.
2021-02-06 01:13:50 +00:00
pseudo_inst.cc
base,misc: Collapse and eliminate the ULL and LL macros.
2021-03-11 04:14:17 +00:00
pseudo_inst.hh
sim: Eliminate the generic PseudoInstABI.
2021-01-30 06:22:10 +00:00
py_interact.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
py_interact.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
python.cc
ext: Update pybind11 to version 2.6.2.
2021-02-02 06:26:03 +00:00
redirect_path.cc
misc: Fix some includes
2021-01-15 23:15:30 +00:00
redirect_path.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
RedirectPath.py
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
root.cc
sim,systemc: Use slightly non-standard constructors for custom create()
2021-03-11 07:34:10 +00:00
root.hh
sim,systemc: Use slightly non-standard constructors for custom create()
2021-03-11 07:34:10 +00:00
Root.py
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
SConscript
sim: Move cur tick to its own files
2021-02-03 01:12:27 +00:00
SConsopts
scons: Convert gem5_scons.Configure to a context manager.
2021-04-13 01:04:54 +00:00
se_signal.cc
syscall-emul: Adds SE mode signal feature
2017-03-09 22:42:45 +00:00
se_signal.hh
misc: Fix coding style for class-opening braces
2021-03-19 20:57:24 +00:00
se_workload.cc
misc: Use PARAMS
2021-02-19 23:27:34 +00:00
se_workload.hh
misc: Remove unused params() definitions
2021-02-19 23:27:34 +00:00
serialize_handlers.hh
misc: Fix some includes
2021-01-15 23:15:30 +00:00
serialize.cc
sim: Move SimObjectResolver dependency to SimObject
2021-03-18 17:34:30 +00:00
serialize.hh
misc: Fix coding style for class-opening braces
2021-03-19 20:57:24 +00:00
sim_events.cc
base: Clean up base/hostinfo
2021-02-19 16:40:22 +00:00
sim_events.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
sim_exit.hh
misc: Fix some includes
2021-01-15 23:15:30 +00:00
sim_object.cc
sim: Move SimObjectResolver dependency to SimObject
2021-03-18 17:34:30 +00:00
sim_object.hh
sim: Move SimObjectResolver dependency to SimObject
2021-03-18 17:34:30 +00:00
simulate.cc
sim,mem,dev: Merge eventq_impl.hh into eventq.hh.
2020-06-04 01:54:19 +00:00
simulate.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
stat_control.cc
sim: Stop "using namespace std"
2021-01-23 12:09:43 +00:00
stat_control.hh
sim, stats: Move global stats to Root
2020-10-09 09:56:52 +00:00
stat_register.cc
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
stat_register.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
stats.cc
sim, stats: Move global stats to Root
2020-10-09 09:56:52 +00:00
stats.hh
sim, stats: Move global stats to Root
2020-10-09 09:56:52 +00:00
sub_system.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
sub_system.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
SubSystem.py
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
syscall_abi.hh
sim: Get rid of the IsConforming type trait template.
2021-02-09 00:36:00 +00:00
syscall_debug_macros.hh
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
syscall_desc.cc
misc: Remove the "fault" parameter from syscall functions.
2020-09-02 03:30:20 +00:00
syscall_desc.hh
misc: Fix coding style for class-opening braces
2021-03-19 20:57:24 +00:00
syscall_emul_buf.hh
misc: Fix coding style for class-opening braces
2021-03-19 20:57:24 +00:00
syscall_emul.cc
misc: Fix remaining opening braces
2021-04-07 01:29:31 +00:00
syscall_emul.hh
arch,cpu,kern,sim: Eliminate the utility.hh switching header.
2021-03-22 21:01:58 +00:00
syscall_return.hh
sim: Make SyscallReturn handle extra/"pseudo" return registers.
2020-03-12 01:35:34 +00:00
system.cc
sim: Minor cleanup of the System class.
2021-04-20 00:11:19 +00:00
system.hh
sim: Minor cleanup of the System class.
2021-04-20 00:11:19 +00:00
System.py
sim: Create a Workload object for SE mode.
2020-09-20 07:26:22 +00:00
ticked_object.cc
misc: Fix some includes
2021-01-15 23:15:30 +00:00
ticked_object.hh
misc: Fix mismatched struct/class "tags" and reenable that warning.
2021-02-19 08:29:00 +00:00
TickedObject.py
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
vma.cc
sim-se: Implement Virtual Memory Area API
2020-03-19 14:24:19 +00:00
vma.hh
misc: Replace some includes of arch/isa_traits.hh.
2020-08-25 03:22:22 +00:00
voltage_domain.cc
sim: Add units to src/sim
2021-02-10 09:03:09 +00:00
voltage_domain.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
VoltageDomain.py
sim: Delete authors lists from files in sim.
2020-02-18 03:34:31 +00:00
workload.hh
misc: Use PARAMS
2021-02-19 23:27:34 +00:00
Workload.py
sim: Add a mechanism for finding an compatible SE workload.
2020-10-07 22:58:29 +00:00