derek/DRAMSys
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
1,299 Commits 1 Branch 0 Tags
ac4e4c778369ddcd517115f76e2a1642eab04241
Commit Graph

1299 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Lukas Steiner (2)
ac4e4c7783 Moved specific timing calculation functions to MemSpecs. 2019-06-27 16:02:24 +02:00
Lukas Steiner
e462287d7c Split up timings. 2019-06-25 22:40:18 +02:00
Lukas Steiner
2d08d48f81 Bugfix: Wrong header included. Removed redundant main function. 2019-06-25 19:49:03 +02:00
Lukas Steiner (2)
51e6ebfed0 CheckerDDR3 works, timings may still be wrong. 2019-06-25 15:56:22 +02:00
Lukas Steiner (2)
c0d6231e26 Adapted timings for CheckerDDR3. 2019-06-25 14:24:39 +02:00
Lukas Steiner (2)
4c4119803e Included CheckerDDR3. 2019-06-25 13:37:49 +02:00
Matthias Jung
70b9ec8517 Merge branch 'DRAMSys4.0_dev' into 'master' 
Specific DRAMs and MemSpecs, renamed schedulers.

See merge request ems/astdm/dram.sys!236
 2019-06-24 16:10:33 +02:00
Lukas Steiner (2)
188c552d5f Merge remote-tracking branch 'origin/DRAMSys4.0_merge' into DRAMSys4.0_dev 
# Conflicts:
#	DRAMSys/library/library.pro
#	DRAMSys/library/src/simulation/DRAMSys.cpp
#	DRAMSys/library/src/simulation/DramDDR3.cpp
#	DRAMSys/library/src/simulation/DramDDR3.h
#	DRAMSys/library/src/simulation/DramDDR4.cpp
#	DRAMSys/library/src/simulation/DramDDR4.h
#	DRAMSys/library/src/simulation/DramRecordable.cpp
#	DRAMSys/library/src/simulation/DramRecordable.h
#	DRAMSys/library/src/simulation/DramWideIO.h
 2019-06-24 14:13:05 +02:00
Lukas Steiner (2)
d07a775697 Annotations for different MemSpecs. 2019-06-24 13:59:57 +02:00
Lukas Steiner (2)
45b05c5cf0 Created DramWideIO, removed powerAnalysis switch. 2019-06-24 11:59:59 +02:00
Lukas Steiner
21c243b9d3 Replaced "BaseDram::" with "this->" to access members of the base class. 2019-06-23 21:20:21 +02:00
Lukas Steiner
f8baef57c6 Adapting current DRAM to new structure. 2019-06-23 20:53:08 +02:00
Lukas Steiner (2)
cb7b5b585a NOT RUNNING! Adapting current DRAM to new structure. 2019-06-23 19:10:28 +02:00
Lukas Steiner
cff2455be2 Bugfix for failing tests: missing renaming. 2019-06-22 22:08:00 +02:00
Lukas Steiner
c3da6912a9 Further renaming of schedulers. 2019-06-22 21:49:18 +02:00
Lukas Steiner
882a0eaa90 Revert "Included templates for new DRAMs." 
This reverts commit 8f0e59c85e.
 2019-06-22 20:50:07 +02:00
Lukas Steiner
27fed22003 Revert "Templating for DRAMs is working." 
This reverts commit d69cb555ac.
 2019-06-22 20:49:57 +02:00
Lukas Steiner (2)
d69cb555ac Templating for DRAMs is working. 2019-06-19 13:59:01 +02:00
Lukas Steiner (2)
8f0e59c85e Included templates for new DRAMs. 2019-06-19 11:16:38 +02:00
Lukas Steiner (2)
388a2623af Preparation for merge with master. 2019-06-18 10:52:04 +02:00
Lukas Steiner (2)
b901c32f2a Merge branch 'master' into DRAMSys4.0_dev 
# Conflicts:
#	DRAMSys/library/src/controller/Controller.cpp
#	DRAMSys/library/src/controller/Controller.h
#	DRAMSys/library/src/simulation/Dram.h
 2019-06-18 10:15:54 +02:00
Lukas Steiner
7540388cfe Preparation for specific memspecs (member memSpec is now dynamic). 2019-06-17 19:31:21 +02:00
Lukas Steiner (2)
a97a20b148 Added specific MemSpecs, commit not running! 2019-06-17 17:41:46 +02:00
Matthias Jung
9f253267d3 Merge branch 'bw_calculation_move' into 'master' 
Move bandwidth calculation from DRAM to controller.

See merge request ems/astdm/dram.sys!231
 2019-06-17 10:54:12 +02:00
Lukas Steiner
bf1a9dc47d Moved bandwidth calculation from Dram to Controller. 2019-06-16 21:12:33 +02:00
Lukas Steiner
24a8f7f483 Code refactoring. 2019-06-13 23:41:22 +02:00
Lukas Steiner
abcd2a910b Renaming files (Commit 2 of 2) 2019-06-12 20:25:38 +02:00
Lukas Steiner
cd67d638d4 Renaming files (Commit 1 of 2) 2019-06-12 19:28:31 +02:00
Lukas Steiner
761bd8946f Renaming files (Commit 2 of 2) 2019-06-12 16:22:45 +02:00
Lukas Steiner
20797f61f5 Renaming files (Commit 1 of 2) 2019-06-12 16:21:00 +02:00
Lukas Steiner
cea3b26bd0 Bugfix (incomplete renaming). 2019-06-12 01:49:27 +02:00
Lukas Steiner
6bc5f6ead3 Removed unused files in folder scheduler. 2019-06-12 00:54:55 +02:00
Lukas Steiner
193893c23b Renaming of schedulers. 2019-06-12 00:54:02 +02:00
Lukas Steiner
5ac2701d2c Fix commit for renaming issue. 2019-06-12 00:52:28 +02:00
Lukas Steiner
62c5ec720f Code refactoring. 2019-06-11 23:14:07 +02:00
Lukas Steiner
e7704a74e6 Code refactoring. 2019-06-11 23:11:39 +02:00
Lukas Steiner
02803de97c Code refactoring. 2019-06-11 23:10:45 +02:00
Lukas Steiner
4454b82363 No changes, some TODOs for future work. 2019-06-10 00:52:26 +02:00
Lukas Steiner (2)
84bd62a781 No changes, some TODOs for future work. 2019-06-05 16:21:26 +02:00
Lukas Steiner (2)
b90784f54c Created cpp file for arbiter. Removed redundant routing table in arbiter. 2019-06-04 15:51:35 +02:00
Lukas Steiner Laptop
fb781882f7 Included doxygen config. 2019-06-03 15:42:50 +02:00
Éder F. Zulian
b96121b4f8 improve 2019-05-31 16:44:19 +02:00
Éder F. Zulian
5b46cbebe0 improvement 2019-05-28 14:04:48 +02:00
Éder F. Zulian
963d65aecb improvement 2019-05-28 13:47:42 +02:00
Éder F. Zulian
de8a546584 improvement 2019-05-28 12:22:30 +02:00
Éder F. Zulian
6ee31fb9d6 improvement 2019-05-28 12:05:33 +02:00
Éder F. Zulian
15890f96d3 improvement 2019-05-28 09:36:59 +02:00
Éder F. Zulian
503f974037 improvement 2019-05-22 10:06:31 +02:00
Éder F. Zulian
e955c86269 improvement 2019-05-22 10:02:30 +02:00
Éder F. Zulian
9b7d14b353 improvement 2019-05-10 07:38:38 +02:00