derek/DRAMSys
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2,449 Commits 1 Branch 0 Tags
69cd04c4481ab84d2d31767dbbf6cd21cb243f4d
Commit Graph

27 Commits

Author SHA1 Message Date
Derek Christ
69cd04c448 Namespace the complete DRAMSys library 2023-05-17 11:42:00 +02:00
Derek Christ
44a4d71635 Fix HBM pseudochannels not respeced in AddressDecoder 2023-04-21 11:12:21 +02:00
Derek Christ
85f944fe58 Rename RAACDR to RAADEC 2023-04-21 11:10:09 +02:00
Lukas Steiner
9a1443835d Merge branch 'develop' into wip/unit_test_preps 
# Conflicts:
#	extensions/standards/DDR5/DRAMSys/controller/checker/CheckerDDR5.cpp
 2023-04-14 11:35:32 +02:00
Lukas Steiner
9b31fef555 Use local copies of sc_max_time() instead of calling the function. 2023-04-14 10:03:59 +02:00
Lukas Steiner
9115845862 Add common interface for BM, RM and PDM (2). 2023-04-13 16:10:59 +02:00
Derek Christ
b343ea821f Refactor Configuration and add warnings when invalid values are provided 2023-04-13 11:21:37 +02:00
Derek Christ
03152c0e61 Fix dump of mcconfig and memspec in GeneralInfo table 2023-04-13 11:21:36 +02:00
Derek Christ
a49afa40eb Use key "addressmapping" instead of "CONGEN" in addressmapping configs 2023-04-13 11:21:36 +02:00
Derek Christ
c8e509a120 Add EccModule to simulator 2023-04-13 11:21:36 +02:00
Derek Christ
d27a29ca80 Refactor configuration library 
The configuration library has been refactored to make use of nlohmann
macros to reduce boilerplate code.
The nlohmann parser callback is used to decide whether to include
configuration json objects directly, or if they need to be loaded
from a sperate file.
 2023-04-13 11:18:39 +02:00
Lukas Steiner
0d09222ab5 Implement cache into checker. 2023-04-13 11:07:55 +02:00
Lukas Steiner
65a20e9827 Remove checker from BM, RM and PDM. 2023-04-13 09:57:50 +02:00
Lukas Steiner
088621880c Rename methods to evaluate and update. 2023-04-12 16:47:26 +02:00
Lukas Steiner
af386b4852 Increment nextChannelPayloadIDToAppend only once. 2023-03-23 10:27:48 +00:00
Lukas Steiner
d18778a40a Minor refactor. 2023-03-22 10:44:48 +01:00
Lukas Steiner
04ca902cf4 Minor renaming and formatting. 2023-03-22 10:13:16 +01:00
Derek Christ
53d913c5f1 Make BlockingRead/WriteDelay configurable 2023-03-17 09:45:11 +01:00
Derek Christ
ac9351c025 Implement b_transport and add tests for it 2023-03-06 14:10:56 +01:00
Lukas Steiner
c4ca3d71d7 Reorganize config files, remove unused config. 2023-02-23 17:02:21 +01:00
Lukas Steiner
d736a2d25e Fix regression tests, add DRAMPower. 2023-02-23 10:38:59 +01:00
Lukas Steiner
e848d776cc Fix Trace Analyzer cmake. 2023-02-22 17:11:17 +01:00
Lukas Steiner
1bd6d61d23 Adapt more paths. 2023-02-22 15:18:17 +01:00
Lukas Steiner
b13cf5845c Remove unused files, make includes consistent. 2023-02-22 10:53:20 +01:00
Lukas Steiner
3bc1a6afde Remove unused files, adapt include paths. 2023-02-13 14:41:59 +01:00
Thomas Psota
f434026ccd Added extension mechanism and ported DDR5, LPDDR5, HBM3, TraceAnalyzer 2023-02-09 14:22:34 +01:00
Thomas Psota
b63c9beb50 Intensive refactor of DRAMSys project structure and CMakeFiles 2022-12-14 15:51:46 +01:00