derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
f1cd6341eacbe5629cfa164ce00c99129693e058
gem5/src/dev
History
Bobby R. Bruce 2c8bade2c3 arch-gcn3,misc: Fix .fast compilation errors for GCN3_x86 
Unused variable errors occurred when compiling gem5.fast with GCC. This
patch fixes this.

Change-Id: Iaca1fb8194c2381c0a4ba5d0ea1fb5b8f2a11829
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/44885
Reviewed-by: Bobby R. Bruce <bbruce@ucdavis.edu>
Reviewed-by: Matt Sinclair <mattdsinclair@gmail.com>
Reviewed-by: Matthew Poremba <matthew.poremba@amd.com>
Maintainer: Bobby R. Bruce <bbruce@ucdavis.edu>
Tested-by: kokoro <noreply+kokoro@google.com>
2021-04-27 23:26:04 +00:00
..
arm
dev-arm: Turn flash1 into a CFI Flash Memory
2021-04-16 09:52:55 +00:00
hsa
arch-gcn3,misc: Fix .fast compilation errors for GCN3_x86
2021-04-27 23:26:04 +00:00
i2c
misc: Fix coding style for enum's opening braces
2021-03-23 16:26:04 +00:00
mips
dev: Remove cruft from the Platform devices.
2021-03-29 21:10:30 +00:00
net
scons: Convert gem5_scons.Configure to a context manager.
2021-04-13 01:04:54 +00:00
pci
misc: Fix remaining opening braces
2021-04-07 01:29:31 +00:00
ps2
misc: Fix remaining opening braces
2021-04-07 01:29:31 +00:00
riscv
misc: Fix remaining opening braces
2021-04-07 01:29:31 +00:00
serial
misc: Merge branch v21.0.0.0 into develop
2021-03-25 14:42:27 -07:00
sparc
arch,dev,gpu-compute,sim: Rename isa_traits.hh page_size.hh.
2021-03-30 10:17:48 +00:00
storage
misc: Fix remaining opening braces
2021-04-07 01:29:31 +00:00
virtio
misc: Fix coding style for struct's opening braces
2021-03-19 20:57:24 +00:00
x86
dev,arch-x86: Simplify the relationship between the PC and SouthBridge.
2021-03-31 20:56:34 +00:00
baddev.cc
dev: Stop "using namespace std"
2021-01-23 12:09:51 +00:00
baddev.hh
misc: Remove unused params() definitions
2021-02-19 23:27:34 +00:00
BadDevice.py
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
Device.py
arch-arm, dev-arm: Remove Python 2 compatibility code
2021-01-22 11:05:01 +00:00
dma_device.cc
dev: Use regular atomic accesses for DMA in bypass mode.
2021-01-13 01:29:32 +00:00
dma_device.hh
dev: Use regular atomic accesses for DMA in bypass mode.
2021-01-13 01:29:32 +00:00
intel_8254_timer.cc
dev: Stop "using namespace std"
2021-01-23 12:09:51 +00:00
intel_8254_timer.hh
misc: Fix coding style for enum's opening braces
2021-03-23 16:26:04 +00:00
intpin.cc
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
intpin.hh
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
IntPin.py
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
io_device.cc
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
io_device.hh
misc: Remove unused params() definitions
2021-02-19 23:27:34 +00:00
isa_fake.cc
dev: Stop "using namespace std"
2021-01-23 12:09:51 +00:00
isa_fake.hh
misc: Use PARAMS
2021-02-19 23:27:34 +00:00
mc146818.cc
dev: Stop "using namespace std"
2021-01-23 12:09:51 +00:00
mc146818.hh
misc: Fix remaining opening braces
2021-04-07 01:29:31 +00:00
pixelpump.cc
dev: Let the pixel pump bypass the DMA FIFO in non-caching mode.
2021-01-13 23:23:59 +00:00
pixelpump.hh
dev: Let the pixel pump bypass the DMA FIFO in non-caching mode.
2021-01-13 23:23:59 +00:00
platform.cc
dev,cpu,configs: Get rid of the IntrControl device.
2021-03-29 20:54:16 +00:00
platform.hh
dev,cpu,configs: Get rid of the IntrControl device.
2021-03-29 20:54:16 +00:00
Platform.py
dev,cpu,configs: Get rid of the IntrControl device.
2021-03-29 20:54:16 +00:00
reg_bank.hh
dev: Fix compilation errors
2021-04-12 12:23:34 +00:00
reg_bank.test.cc
dev: Fix compilation errors
2021-04-12 12:23:34 +00:00
rtcreg.h
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
SConscript
dev: Add a new RegisterBank which helps handle device registers.
2020-11-01 13:08:26 +00:00