derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
8693d725e202002893aafc4ac814bfa87c86ae76
gem5/src/arch/power
History
Earl Ou 5bf88bf7a1 sim: allow specifying remote gdb port for each workload 
In a platform with multiple systems, we may want to specify the
remote gdb port for each system. This change makes it
possible to specify the port number at each Workload instance.

Change-Id: I755b3960ee920ae5289819aa05d98902614a5615
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/65151
Maintainer: Earl Ou <shunhsingou@google.com>
Reviewed-by: Yu-hsin Wang <yuhsingw@google.com>
Tested-by: kokoro <noreply+kokoro@google.com>
2022-11-03 05:34:09 +00:00
..
gdb-xml
scons: Use tags to gate ISA files and not env['TARGET_ISA'].
2021-10-19 20:41:03 +00:00
insts
arch-power: Revamp int registers.
2022-06-08 20:35:01 +00:00
isa
misc: Replace namespace Trace with lowercase trace
2022-10-02 16:30:15 +00:00
linux
arch-power: Revamp int registers.
2022-06-08 20:35:01 +00:00
regs
cpu,arch: Put the name of the RegClass into the RegClass.
2022-07-29 19:30:51 +00:00
decoder.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
decoder.hh
arch: Make the (read|set)MiscReg methods virtual.
2022-08-20 01:15:23 +00:00
faults.cc
misc,cpu: Make ThreadContext work with PCStateBase-s.
2021-11-30 23:30:06 +00:00
faults.hh
arch-power: Add support for trapping user faults
2021-07-04 18:19:56 +00:00
interrupts.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
isa.cc
cpu,arch: Put the name of the RegClass into the RegClass.
2022-07-29 19:30:51 +00:00
isa.hh
arch: Make the (read|set)MiscReg methods virtual.
2022-08-20 01:15:23 +00:00
mmu.hh
arch: Make the MMU ranged translateFunction pure virtual.
2021-10-22 21:43:02 +00:00
page_size.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00
pagetable.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pagetable.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pcstate.hh
arch: Add a "set" function to set one PCState to another.
2021-11-23 07:45:29 +00:00
PowerCPU.py
arch-power,cpu-minor: Add MinorCPU to POWER ISA
2022-08-26 18:37:48 +00:00
PowerDecoder.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
PowerInterrupts.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
PowerISA.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
PowerMMU.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
PowerSeWorkload.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
PowerTLB.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
process.cc
arch: Minimize use of RegClassType constants and the RegId constructor.
2022-07-27 10:59:07 +00:00
process.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00
remote_gdb.cc
arch: Minimize use of RegClassType constants and the RegId constructor.
2022-07-27 10:59:07 +00:00
remote_gdb.hh
arch-power: Revamp float regs.
2022-06-08 20:35:16 +00:00
SConscript
arch: Decentralize the arch tag TagImplies in arch/SConscript.
2022-09-02 10:20:51 +00:00
SConsopts
misc: Replace TARGET_ISA with USE_${ISA} variables.
2022-09-02 10:20:51 +00:00
se_workload.cc
arch: Switch the generic register ABI over to use RegId.
2022-06-19 07:48:14 +00:00
se_workload.hh
sim: allow specifying remote gdb port for each workload
2022-11-03 05:34:09 +00:00
stacktrace.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
tlb.cc
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
tlb.hh
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
types.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00