Commit Graph

2564 Commits

Author SHA1 Message Date
d2761ce060 Numerous fixes for Python scripts 2023-10-12 11:58:18 +02:00
Lukas Steiner
8224e97abe Reformat all files. 2023-09-21 16:50:59 +02:00
Lukas Steiner
7eea9c54e0 Merge branch 'fix/TA_PC' into 'develop'
Fix PseudoChannel issue in TA

See merge request ems/astdm/modeling.dram/dram.sys.5!49
2023-09-21 07:46:45 +00:00
Lukas Steiner
121ed12603 Merge branch 'develop' into 'fix/TA_PC'
Use correct DRAMPower version.

See merge request ems/astdm/modeling.dram/dram.sys.5!50
2023-09-21 07:33:53 +00:00
f518ba883f Fix PseudoChannel issue in TA 2023-09-21 09:22:28 +02:00
Lukas Steiner
e46770ecd9 Revert previous commit. 2023-09-20 07:52:13 +00:00
Lukas Steiner
223ef91e2c Update DRAMPower tag. 2023-09-19 13:14:47 +00:00
Lukas Steiner
68d82cd209 Merge branch 'work/serde' into 'develop'
Introduce Serialize/Deserialize interfaces

See merge request ems/astdm/modeling.dram/dram.sys.5!44
2023-09-19 12:44:45 +00:00
Lukas Steiner
8bd52365dd Merge branch 'bug/single_device_sim' into 'develop'
Fix address mapping for single device without byte bits.

See merge request ems/astdm/modeling.dram/dram.sys.5!46
2023-08-31 12:14:53 +00:00
Lukas Steiner
9e53a38132 Fix address mapping for single device without byte bits. 2023-08-31 13:43:49 +02:00
Lukas Steiner
291a3db855 Merge branch 'db_fix' into 'develop'
Fix recording of memspec and mcconfig in trace database

See merge request ems/astdm/modeling.dram/dram.sys.5!45
2023-08-31 10:59:55 +00:00
a5810e48f4 Fix recording of memspec and mcconfig in trace database 2023-08-31 11:25:26 +02:00
41343c787e Introduce a concept to report idling to the outside 2023-08-31 10:19:04 +02:00
f96bdd4ac1 Introduce a serialize/deserialize interface 2023-08-31 10:19:01 +02:00
c27ebb6c64 Fix gem5 integration issues 2023-08-31 09:34:35 +02:00
692ac5e566 Fix StlPlayer to store real data 2023-08-31 09:34:35 +02:00
Lukas Steiner
d030a27a01 Add licensing options to readme. 2023-08-29 08:44:20 +00:00
Lukas Steiner
2db47d8519 Merge branch 'formatting' into 'develop'
Format all files

See merge request ems/astdm/modeling.dram/dram.sys.5!42
2023-08-29 07:37:41 +00:00
c07d09f392 Format all files 2023-08-29 09:26:25 +02:00
25c729de1d Replace deprecated option in .clang-format 2023-08-29 09:24:20 +02:00
77ee1b2017 Remove .astylerc as .clang-format is now used 2023-08-29 09:22:45 +02:00
1bb3c3ea0f Use raw string literal for database creation 2023-08-29 09:22:45 +02:00
Lukas Steiner
8695efb2f9 Merge branch 'work/partial_writes' into 'develop'
First implementation of Partial Writes

See merge request ems/astdm/modeling.dram/dram.sys.5!41
2023-08-23 13:35:55 +00:00
Lukas Steiner
ccb4ee592b Remove masked write from GDDR checkers. 2023-08-23 15:30:15 +02:00
Lukas Steiner
12f2b73cde Additional check of byte enable pointer. 2023-08-23 15:21:53 +02:00
Lukas Steiner
76e58b1755 Fix renaming. 2023-08-23 13:50:10 +02:00
Lukas Steiner
0f824e8b92 Do not allow masked write in default case. 2023-08-23 11:41:58 +02:00
Lukas Steiner
8c248e8e23 Remove masked write checks for HBM3. 2023-08-23 10:40:41 +02:00
a539e3c011 Merge branch 'develop' into work/partial_writes 2023-08-23 09:31:42 +02:00
0d67a1fc2b Support byte_enable_ptr for debug transport 2023-08-22 11:26:28 +02:00
47bdddc5f1 Different tCCDMW timing when previous WR had BL32 in LPDDR4 2023-08-22 09:41:36 +02:00
Lukas Steiner
5250adea3c Merge branch 'clang-tidy-refactor' into 'develop'
Use clang-tidy and clang-format tooling

See merge request ems/astdm/modeling.dram/dram.sys.5!20
2023-08-21 11:53:12 +00:00
4548d20b6e Rename requiresMaskedWrite to requiresReadModifyWrite 2023-08-21 10:55:41 +02:00
c0f1b2f6a3 Add check to prevent masked writes in HBM3 2023-08-21 10:52:44 +02:00
f1cfb80337 Minor readability fixes 2023-08-21 10:10:49 +02:00
a0f93a75e2 Merge develop 2023-08-21 10:01:08 +02:00
b30df49d67 Use tCCDMW for masked write in LPDDR4 2023-08-21 09:26:05 +02:00
b3937cf63a Add LPDDR5 Partial Write Support 2023-08-16 11:42:39 +02:00
3f0372f1f7 Add Partial Write support for blocking accesses 2023-08-16 09:45:32 +02:00
09275bb789 Add support for MWR and MWRA to TraceAnalyzer 2023-08-16 09:38:57 +02:00
570fb985df Fix MWR and MWRA command lengths for LPDDR4 2023-08-16 09:38:57 +02:00
c5f1320399 Implement Partial Write for DDR5 2023-08-16 09:38:57 +02:00
40dbc518b6 Add hack in TimingCheckers to convert MWR to WR in insertion stage 2023-08-16 09:38:54 +02:00
f7066a22b0 First implementation of Partial Writes 2023-08-16 09:38:54 +02:00
Lukas Steiner
a8d15e35a5 Merge branch 'work/regression_tests' into 'develop'
Add a regression test for every standard

See merge request ems/astdm/modeling.dram/dram.sys.5!34
2023-08-15 12:00:48 +00:00
Lukas Steiner
5598d53ebd Merge branch 'cmake_debug' into 'develop'
Disable CMake diagnostics print

See merge request ems/astdm/modeling.dram/dram.sys.5!40
2023-08-15 09:28:28 +00:00
a4342f7104 Update expected traces for DDR5 and HBM3 2023-08-15 11:28:03 +02:00
a18bbc7465 Add the resource directory option to the json converter 2023-08-15 10:58:11 +02:00
c352ca4372 Remove compare.sh scripts and invoke sqldiff directly from CMake 2023-08-15 10:58:10 +02:00
b988544be2 Enable PerBank refresh in HBM2,HBM3 regression test 2023-08-15 10:58:10 +02:00