derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
9d48180e4aa71676bd169c6f8b3dadf4fd1d39dd
gem5/src/arch/power
History
Gabe Black 9d48180e4a arch,cpu: Use PCStateBase in buildRetPC. 
Change-Id: I9d9f5b25613440737b1d67134fcae09aa68baf8b
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/52044
Tested-by: kokoro <noreply+kokoro@google.com>
Maintainer: Gabe Black <gabe.black@gmail.com>
Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br>
2021-11-23 07:45:29 +00:00
..
gdb-xml
scons: Use tags to gate ISA files and not env['TARGET_ISA'].
2021-10-19 20:41:03 +00:00
insts
arch,cpu: Use PCStateBase in buildRetPC.
2021-11-23 07:45:29 +00:00
isa
arch: Ensure using namespace * doesn't leak from generated ISA files.
2021-09-18 19:09:47 +00:00
linux
arch,sim: Add a byteOrder accessor to the Workload class.
2021-11-18 07:09:00 +00:00
regs
arch-power: Add clone support
2021-07-05 18:41:35 +00:00
decoder.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
decoder.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00
faults.cc
arch-power: Add support for trapping user faults
2021-07-04 18:19:56 +00:00
faults.hh
arch-power: Add support for trapping user faults
2021-07-04 18:19:56 +00:00
interrupts.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
isa.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
isa.hh
arch: Add a newPCState method to the ISA class.
2021-11-23 07:45:29 +00:00
mmu.hh
arch: Make the MMU ranged translateFunction pure virtual.
2021-10-22 21:43:02 +00:00
page_size.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00
pagetable.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pagetable.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pcstate.hh
arch: Add a "set" function to set one PCState to another.
2021-11-23 07:45:29 +00:00
PowerInterrupts.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
PowerISA.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
PowerMMU.py
arch: Add TypeTLB Param in BaseTLB
2021-07-28 08:13:09 +00:00
PowerSeWorkload.py
arch-power: Add multi-mode support
2021-07-04 18:19:19 +00:00
PowerTLB.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
process.cc
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00
process.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00
remote_gdb.cc
scons: Turn the Blob method into a builder.
2021-08-28 04:19:40 +00:00
remote_gdb.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00
SConscript
scons: Use tags to gate ISA files and not env['TARGET_ISA'].
2021-10-19 20:41:03 +00:00
SConsopts
scons: Turn the ISA and GPU ISA lists into construction variables.
2021-08-07 03:12:56 +00:00
se_workload.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
se_workload.hh
sim: Move the MemPools object out of System and into SEWorkload.
2021-09-30 00:30:49 +00:00
stacktrace.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
tlb.cc
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
tlb.hh
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
types.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00
vecregs.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00