derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
305a81aae7d44092fbd54ff4615b65245e1bf438
gem5/src/arch/riscv
History
Gabe Black 305a81aae7 arch: Consolidate common debug flags. 
Consolidate debug flags which are defined separately in multiple ISAs in
arch/SConscript instead. This will prevent conflicts when more than one
ISA can be compiled at a time.

Change-Id: I70862c403d19f04bbcbabd74dd751ca92d1ed942
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/50334
Tested-by: kokoro <noreply+kokoro@google.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
2021-10-19 10:53:44 +00:00
..
bare_metal
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
gdb-xml
scons: Turn the Blob method into a builder.
2021-08-28 04:19:40 +00:00
insts
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
isa
arch: Ensure using namespace * doesn't leak from generated ISA files.
2021-09-18 19:09:47 +00:00
linux
misc: Using OS::off_t in syscall signature
2021-10-13 07:44:00 +00:00
regs
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
decoder.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
decoder.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
faults.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
faults.hh
arch-riscv: Fix illegal instruction error message
2021-08-02 22:09:09 +00:00
fp_inst.hh
arch-riscv: When an inst generates a fault, return it immediately.
2021-05-20 23:42:13 +00:00
idle_event.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
idle_event.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
interrupts.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
isa.cc
arch,cpu,mem,sim: Fold arch/locked_mem.hh into the BaseISA class.
2021-09-28 19:56:01 +00:00
isa.hh
arch,cpu,mem,sim: Fold arch/locked_mem.hh into the BaseISA class.
2021-09-28 19:56:01 +00:00
mmu.hh
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
page_size.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pagetable_walker.cc
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
pagetable_walker.hh
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
pagetable.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pagetable.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pcstate.hh
arch,cpu: Rename arch/generic/types.hh to pcstate.hh.
2021-08-04 04:15:21 +00:00
pma_checker.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pma_checker.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
PMAChecker.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pmp.cc
arch-riscv: Fixed a bug in pmp.cc
2021-09-03 16:54:56 +00:00
pmp.hh
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
PMP.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pra_constants.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
process.cc
misc: Rename Debug namespace as debug
2021-07-07 23:18:59 +00:00
process.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
reg_abi.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
reg_abi.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
remote_gdb.cc
scons: Turn the Blob method into a builder.
2021-08-28 04:19:40 +00:00
remote_gdb.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
RiscvFsWorkload.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
RiscvInterrupts.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
RiscvISA.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
RiscvMMU.py
arch: Add TypeTLB Param in BaseTLB
2021-07-28 08:13:09 +00:00
RiscvSeWorkload.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
RiscvTLB.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
SConscript
arch: Consolidate common debug flags.
2021-10-19 10:53:44 +00:00
SConsopts
scons: Turn the ISA and GPU ISA lists into construction variables.
2021-08-07 03:12:56 +00:00
se_workload.hh
sim: Move the MemPools object out of System and into SEWorkload.
2021-09-30 00:30:49 +00:00
stacktrace.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
tlb.cc
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
tlb.hh
arch-riscv: Remove unused stats
2021-09-09 15:01:38 +00:00
types.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
utility.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
vecregs.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00