derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
0d18112f0ff1fc536e7cb9d014629439b5f1e926
gem5/src/arch/power
History
Gabe Black 0d18112f0f arch-power: Revamp float regs. 
Change-Id: I77a5a021da82c8528d092f7363a927dec224d5ac
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/49771
Maintainer: Gabe Black <gabe.black@gmail.com>
Reviewed-by: Boris Shingarov <shingarov@labware.com>
Tested-by: kokoro <noreply+kokoro@google.com>
2022-06-08 20:35:16 +00:00
..
gdb-xml
scons: Use tags to gate ISA files and not env['TARGET_ISA'].
2021-10-19 20:41:03 +00:00
insts
arch-power: Revamp int registers.
2022-06-08 20:35:01 +00:00
isa
arch-power: Revamp int registers.
2022-06-08 20:35:01 +00:00
linux
arch-power: Revamp int registers.
2022-06-08 20:35:01 +00:00
regs
arch-power: Revamp float regs.
2022-06-08 20:35:16 +00:00
AtomicSimpleCPU.py
cpu: Specialize CPUs for an ISA at the leaves, not BaseCPU.
2022-01-12 15:59:27 +00:00
decoder.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
decoder.hh
arch,cpu: Turn the Decoder objects into SimObjects.
2021-12-06 03:09:22 +00:00
faults.cc
misc,cpu: Make ThreadContext work with PCStateBase-s.
2021-11-30 23:30:06 +00:00
faults.hh
arch-power: Add support for trapping user faults
2021-07-04 18:19:56 +00:00
interrupts.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
isa.cc
arch-power: Revamp float regs.
2022-06-08 20:35:16 +00:00
isa.hh
arch: Add a newPCState method to the ISA class.
2021-11-23 07:45:29 +00:00
mmu.hh
arch: Make the MMU ranged translateFunction pure virtual.
2021-10-22 21:43:02 +00:00
NonCachingSimpleCPU.py
cpu: Specialize CPUs for an ISA at the leaves, not BaseCPU.
2022-01-12 15:59:27 +00:00
O3CPU.py
cpu: Specialize CPUs for an ISA at the leaves, not BaseCPU.
2022-01-12 15:59:27 +00:00
page_size.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00
pagetable.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pagetable.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pcstate.hh
arch: Add a "set" function to set one PCState to another.
2021-11-23 07:45:29 +00:00
PowerCPU.py
cpu: Specialize CPUs for an ISA at the leaves, not BaseCPU.
2022-01-12 15:59:27 +00:00
PowerDecoder.py
arch,cpu: Turn the Decoder objects into SimObjects.
2021-12-06 03:09:22 +00:00
PowerInterrupts.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
PowerISA.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
PowerMMU.py
arch: Add TypeTLB Param in BaseTLB
2021-07-28 08:13:09 +00:00
PowerSeWorkload.py
arch-power: Add multi-mode support
2021-07-04 18:19:19 +00:00
PowerTLB.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
process.cc
arch-power: Revamp int registers.
2022-06-08 20:35:01 +00:00
process.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00
remote_gdb.cc
arch-power: Revamp float regs.
2022-06-08 20:35:16 +00:00
remote_gdb.hh
arch-power: Revamp float regs.
2022-06-08 20:35:16 +00:00
SConscript
scons: Put all config variables in an env['CONF'] sub-dict.
2022-03-28 20:31:21 +00:00
SConsopts
scons: Turn the ISA and GPU ISA lists into construction variables.
2021-08-07 03:12:56 +00:00
se_workload.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
se_workload.hh
arch-power: Revamp int registers.
2022-06-08 20:35:01 +00:00
stacktrace.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
TimingSimpleCPU.py
cpu: Specialize CPUs for an ISA at the leaves, not BaseCPU.
2022-01-12 15:59:27 +00:00
tlb.cc
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
tlb.hh
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
types.hh
arch-power: Update copyrights
2021-07-04 18:20:26 +00:00
vecregs.hh
arch: Remove TheISA::VecElem from arch/vecregs.hh.
2022-02-01 18:48:55 +00:00