derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
c99d192690f2bd4bd9aec6b6ae717b949c9409ec
gem5/src/arch/generic
History
Gabe Black 70f9a32117 cpu,arch: Eliminate the ThreadContext::nextInstAddr method. 
This is no longer used.

Change-Id: I0ec170fb3b450430bbeff0a3c37bcdafe70c92b0
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/52053
Tested-by: kokoro <noreply+kokoro@google.com>
Maintainer: Gabe Black <gabe.black@gmail.com>
Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br>
2021-11-23 07:45:29 +00:00
..
freebsd
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
linux
misc: Stop using getVirtProxy.
2021-07-23 03:42:17 +00:00
BaseInterrupts.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
BaseISA.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
BaseMMU.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
BaseTLB.py
arch: Implement operator& for TypeTLB
2021-08-05 08:26:33 +00:00
debugfaults.hh
misc: Include static_inst_fwd.hh in sim/faults.hh.
2021-10-01 04:57:56 +00:00
decode_cache.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
decoder.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
decoder.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
htm.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
htm.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
interrupts.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
isa.hh
arch: Add a newPCState method to the ISA class.
2021-11-23 07:45:29 +00:00
memhelpers.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
mmu.cc
arch: Make the MMU ranged translateFunction pure virtual.
2021-10-22 21:43:02 +00:00
mmu.hh
arch: Make the MMU ranged translateFunction pure virtual.
2021-10-22 21:43:02 +00:00
pcstate.hh
cpu,arch: Eliminate the ThreadContext::nextInstAddr method.
2021-11-23 07:45:29 +00:00
SConscript
arch: Add vec_reg.test & vec_pred_reg.test unittests
2021-11-15 14:21:11 +00:00
tlb.hh
arch: Implement operator& for TypeTLB
2021-08-05 08:26:33 +00:00
vec_pred_reg.hh
arch: Fixed Packed register view for VecPredReg
2021-10-22 11:50:29 +00:00
vec_pred_reg.test.cc
arch: Add vec_reg.test & vec_pred_reg.test unittests
2021-11-15 14:21:11 +00:00
vec_reg.hh
arch: Fix serialization/deserialization of Vector registers
2021-11-03 13:26:44 +00:00
vec_reg.test.cc
arch: Add vec_reg.test & vec_pred_reg.test unittests
2021-11-15 14:21:11 +00:00