derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
aad4ee30c44e9a6b04039ef989bb77d34b78efc7
gem5/src/dev
History
Yu-hsin Wang 0978681728 mem: Align the Substream naming in Request 
Change-Id: Iac6a18d8872c7df4ade8ecf8914fa807cc3584e3
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/38457
Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br>
Reviewed-by: Jason Lowe-Power <power.jg@gmail.com>
Maintainer: Jason Lowe-Power <power.jg@gmail.com>
Tested-by: kokoro <noreply+kokoro@google.com>
2020-12-14 01:49:06 +00:00
..
arm
dev-arm: Set frequency ranges in OSC device tree nodes.
2020-11-28 07:31:31 +00:00
hsa
dev-hsa,gpu-compute: Agent Packet handler implemented.
2020-11-16 16:12:48 +00:00
i2c
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
mips
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
net
dev,stats: Update stats style of src/dev/net
2020-11-19 22:46:48 +00:00
pci
dev,stats: Update stats style for CopyEngine and IdeDisk
2020-11-19 22:46:48 +00:00
ps2
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
serial
dev: Delete the unused DLAB member in the 8250 UART.
2020-11-17 22:26:06 +00:00
sparc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
storage
dev,stats: Update stats style for CopyEngine and IdeDisk
2020-11-19 22:46:48 +00:00
virtio
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
x86
dev: Convert the x86 i8237 DMA controller to use RegBank.
2020-11-03 02:04:49 +00:00
baddev.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
baddev.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
BadDevice.py
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
Device.py
dev: Use generateFdtProperty in the PioDevice
2020-10-17 10:21:08 +00:00
dma_device.cc
mem: Align the Substream naming in Request
2020-12-14 01:49:06 +00:00
dma_device.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
intel_8254_timer.cc
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
intel_8254_timer.hh
sim,mem,dev: Merge eventq_impl.hh into eventq.hh.
2020-06-04 01:54:19 +00:00
intpin.cc
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
intpin.hh
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
IntPin.py
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
io_device.cc
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
io_device.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
isa_fake.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
isa_fake.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
mc146818.cc
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
mc146818.hh
sim,mem,dev: Merge eventq_impl.hh into eventq.hh.
2020-06-04 01:54:19 +00:00
pixelpump.cc
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
pixelpump.hh
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
platform.cc
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
platform.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
Platform.py
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
reg_bank.hh
dev: Add a new RegisterBank which helps handle device registers.
2020-11-01 13:08:26 +00:00
reg_bank.test.cc
dev: -Wdeprecated-copy not available on all supported compilers
2020-11-25 09:43:24 +00:00
rtcreg.h
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
SConscript
dev: Add a new RegisterBank which helps handle device registers.
2020-11-01 13:08:26 +00:00