derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
31e63b01ad19ac3f6a00eaaa51507bc356298ef5
gem5/src/arch/x86
History
Bobby R. Bruce 37e4173351 arch-x86: Fix two_byte_opcodes.isa 0x6 -> 0x0 (#666) 
This bug was introduced by https://github.com/gem5/gem5/pull/593 and
caused Issue https://github.com/gem5/gem5/issues/664.

Change-Id: Ia55de364ee8260e1fe315e37e1cffbc71ab229fb
2023-12-12 08:21:27 -08:00
..
bare_metal
scons: Put all config variables in an env['CONF'] sub-dict.
2022-03-28 20:31:21 +00:00
bios
misc: Run pre-commit run --all-files
2023-10-10 14:01:58 -07:00
insts
arch: Add instruction size and PC set methods
2023-10-02 20:10:57 +00:00
isa
arch-x86: Fix two_byte_opcodes.isa 0x6 -> 0x0 (#666)
2023-12-12 08:21:27 -08:00
kvm
misc: Run pre-commit run --all-files
2023-11-29 22:06:41 -08:00
linux
arch-x86,sim-se: Ignore the some mem syscalls
2023-02-25 19:02:48 +00:00
regs
arch-x86, mem: Add support for PCID to x86
2022-10-05 17:44:59 +00:00
cpuid.cc
arch-x86: Add extended state CPUID function
2023-07-28 11:34:04 -05:00
cpuid.hh
arch-x86: Add extended state CPUID function
2023-07-28 11:34:04 -05:00
decoder_tables.cc
arch-x86: Fix the immediate size for the 0x9a one byte opcode.
2022-03-05 04:40:07 +00:00
decoder.cc
arch: Add instruction size and PC set methods
2023-10-02 20:10:57 +00:00
decoder.hh
arch: Make the (read|set)MiscReg methods virtual.
2022-08-20 01:15:23 +00:00
emulenv.cc
arch: Minimize use of RegClassType constants and the RegId constructor.
2022-07-27 10:59:07 +00:00
emulenv.hh
arch-x86: Convert segment indices to fit the style guide.
2022-06-08 07:08:37 +00:00
faults.cc
arch: Minimize use of RegClassType constants and the RegId constructor.
2022-07-27 10:59:07 +00:00
faults.hh
arch-x86: Get rid of the soft int Fault class.
2022-03-11 22:49:50 +00:00
fs_workload.cc
arch-x86: Expose CR4.osxsave bit
2023-07-28 11:34:04 -05:00
fs_workload.hh
arch-x86: Expose CR4.osxsave bit
2023-07-28 11:34:04 -05:00
interrupts.cc
arch-x86: Assign thread context id to APIC id
2022-10-05 17:44:59 +00:00
interrupts.hh
arch-x86: Implement the LINT0 pin for the LAPIC.
2022-03-12 04:22:48 +00:00
intmessage.hh
arch: Remove a couple of deprecated namespaces
2023-01-17 20:09:09 +00:00
isa.cc
arch-x86: initialize and correct bitwidth for FPU tag word
2023-09-12 15:39:29 +00:00
isa.hh
arch-x86: Move CPUID values to python
2023-07-28 11:34:04 -05:00
Kconfig
scons: Use Kconfig to configure gem5.
2023-11-23 08:26:10 +08:00
ldstflags.hh
arch-x86: Overhaul how address size is handled, particularly for stack.
2022-02-26 01:58:23 +00:00
memhelpers.hh
misc: Replace namespace Trace with lowercase trace
2022-10-02 16:30:15 +00:00
microcode_rom.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
mmu.hh
arch: Make the MMU ranged translateFunction pure virtual.
2021-10-22 21:43:02 +00:00
nativetrace.cc
misc: Replace namespace Trace with lowercase trace
2022-10-02 16:30:15 +00:00
nativetrace.hh
misc: Replace namespace Trace with lowercase trace
2022-10-02 16:30:15 +00:00
page_size.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pagetable_walker.cc
arch-x86, mem: Add support to tag tlb entries with PCID
2022-10-05 17:44:59 +00:00
pagetable_walker.hh
mem,arch-arm,mem-ruby,cpu: Remove use of deprecated base port owner
2023-02-03 06:11:45 +00:00
pagetable.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pagetable.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pcstate.hh
arch: Adding missing override to PCState.set
2023-10-05 10:18:19 -07:00
process.cc
cpu-kvm, arch-x86: flush TLB after syscalls
2023-10-06 20:41:59 +00:00
process.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pseudo_inst_abi.hh
sim,arch: Remove the GuestABI namespace
2023-01-17 09:16:20 +00:00
remote_gdb.cc
arch,base,dev,sim: Convert objects to use the HostSocket param type.
2023-04-12 02:18:22 +00:00
remote_gdb.hh
arch,base,dev,sim: Convert objects to use the HostSocket param type.
2023-04-12 02:18:22 +00:00
SConscript
scons: Use Kconfig to configure gem5.
2023-11-23 08:26:10 +08:00
se_workload.hh
arch-x86: Make x86 respect m5op_base in SE mode.
2022-01-15 12:27:19 +00:00
stacktrace.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
tlb.cc
arch-x86: Fixes page fault for CLFLUSH on write-protected pages
2023-11-28 00:42:17 +00:00
tlb.hh
arch-x86, mem: Add support to tag tlb entries with PCID
2022-10-05 17:44:59 +00:00
types.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
types.hh
arch-x86: Expose the current CPL to the decoder.
2022-03-27 00:55:44 +00:00
utility.cc
arch-x86: Rework CCRegs for getReg, setReg.
2022-06-08 07:09:18 +00:00
utility.hh
arch-x86: Put misc reg indexes into a name space.
2022-06-08 07:09:05 +00:00
x86_traits.hh
arch-x86,dev: Add an INTA like transaction for I8259.
2022-03-12 04:22:48 +00:00
X86CPU.py
misc: Run pre-commit run --all-files
2023-11-29 22:06:41 -08:00
X86Decoder.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
X86FsWorkload.py
misc: Run pre-commit run --all-files
2023-11-29 22:06:41 -08:00
X86ISA.py
arch-x86: Add extended state CPUID function
2023-07-28 11:34:04 -05:00
X86LocalApic.py
misc: Run pre-commit run --all-files
2023-11-29 22:06:41 -08:00
X86MMU.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
X86NativeTrace.py
misc: Run pre-commit run --all-files
2023-11-29 22:06:41 -08:00
X86SeWorkload.py
misc: Run pre-commit run --all-files
2023-11-29 22:06:41 -08:00
X86TLB.py
misc: Run pre-commit run --all-files
2023-11-29 22:06:41 -08:00