derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
63556899e4c7ddce93fdce1a7b44eb590f43e7df
gem5/src/dev
History
Giacomo Travaglini 0dc2a87666 dev-arm: Fix PCI range in VExpress_GEM5_Foundation 
When we added the PCI mem range in the VExpress_GEM5_Foundation [1], we
meant to add a 256GiB region starting at 0x40 0000 0000.

By mistake the end address was set to 0x8 0000 0000 rather than
0x80 0000 0000

[1]: https://gem5-review.googlesource.com/c/public/gem5/+/44165

Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Change-Id: I848b8fee11fb742939c9343aae4ee5205aa836e4
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/62511
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-by: Richard Cooper <richard.cooper@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>
2022-09-01 08:07:02 +00:00
..
amdgpu
misc: Run pre-commit run on all files in repo
2022-08-24 21:47:07 +00:00
arm
dev-arm: Fix PCI range in VExpress_GEM5_Foundation
2022-09-01 08:07:02 +00:00
hsa
misc: Run pre-commit run on all files in repo
2022-08-24 21:47:07 +00:00
i2c
misc: Stop excluding code when building the NULL ISA.
2022-08-20 07:30:07 +00:00
lupio
misc: Run pre-commit run on all files in repo
2022-08-24 21:47:07 +00:00
mips
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
net
misc: Stop excluding code when building the NULL ISA.
2022-08-20 07:30:07 +00:00
pci
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
ps2
misc: Run pre-commit run on all files in repo
2022-08-24 21:47:07 +00:00
qemu
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
riscv
misc: Run pre-commit run on all files in repo
2022-08-24 21:47:07 +00:00
serial
misc: Stop excluding code when building the NULL ISA.
2022-08-20 07:30:07 +00:00
sparc
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
storage
misc: Stop excluding code when building the NULL ISA.
2022-08-20 07:30:07 +00:00
virtio
misc: Stop excluding code when building the NULL ISA.
2022-08-20 07:30:07 +00:00
x86
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
baddev.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
baddev.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
BadDevice.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
Device.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
dma_device.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
dma_device.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
dma_virt_device.cc
misc: Remove AMD license addition
2021-12-11 04:00:56 +00:00
dma_virt_device.hh
misc: Remove AMD license addition
2021-12-11 04:00:56 +00:00
intel_8254_timer.cc
dev: Refactor how counters are set up in the 8254 timer.
2022-01-16 03:43:58 +00:00
intel_8254_timer.hh
dev: Refactor how counters are set up in the 8254 timer.
2022-01-16 03:43:58 +00:00
intpin.cc
dev: avoid intpin to reset value at binding stage
2022-06-29 12:42:36 +00:00
intpin.hh
dev: avoid intpin to reset value at binding stage
2022-06-29 12:42:36 +00:00
IntPin.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
io_device.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
io_device.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
isa_fake.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
isa_fake.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
mc146818.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
mc146818.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pixelpump.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pixelpump.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
platform.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
platform.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
Platform.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
reg_bank.hh
misc: Replace type_traits.hh XX::value with XX_v.
2021-07-28 01:48:03 +00:00
reg_bank.test.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
reset_port.cc
dev: Add a special reset interface to consolidate reset logic
2022-04-26 06:31:51 +00:00
reset_port.hh
dev: Expose ResetRequestPort constructor
2022-04-29 02:42:54 +00:00
ResetPort.py
python: Apply Black formatter to Python files
2022-08-03 09:10:41 +00:00
rtcreg.h
misc: Run pre-commit run on all files in repo
2022-08-24 21:47:07 +00:00
SConscript
misc: Stop excluding code when building the NULL ISA.
2022-08-20 07:30:07 +00:00