derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
62d75e7105fe172eb906d4f80f360ff8591d4178
gem5/src/cpu/simple
History
Giacomo Travaglini a71fb9ae62 cpu: Replace empty byteEnable check with Request::isMasked 
This should be the interface to be used to check if the request
has some masked bytes.

JIRA: https://gem5.atlassian.net/browse/GEM5-196

Change-Id: I1ab5fd266c7b63a928aada32ae6d4f7fa915f2b6
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/23523
Reviewed-by: Jason Lowe-Power <jason@lowepower.com>
Maintainer: Jason Lowe-Power <jason@lowepower.com>
Tested-by: kokoro <noreply+kokoro@google.com>
2019-12-11 15:07:52 +00:00
..
probes
python: Don't assume SimObjects live in the global namespace
2019-02-12 09:43:00 +00:00
atomic.cc
cpu: Replace empty byteEnable check with Request::isMasked
2019-12-11 15:07:52 +00:00
atomic.hh
cpu: Fix coding style (byteEnable->byte_enable)
2019-12-11 15:07:52 +00:00
AtomicSimpleCPU.py
python: Don't assume SimObjects live in the global namespace
2019-02-12 09:43:00 +00:00
base.cc
arch,cpu: Move endianness conversion of inst bytes into the ISA.
2019-11-02 00:01:52 +00:00
base.hh
cpu: Fix coding style (byteEnable->byte_enable)
2019-12-11 15:07:52 +00:00
BaseSimpleCPU.py
cpu: Apply the ARM TLB rework to the checker CPU.
2019-10-21 17:07:29 +00:00
exec_context.hh
cpu: Fix coding style (byteEnable->byte_enable)
2019-12-11 15:07:52 +00:00
noncaching.cc
cpu: Replace the fastmem with a new CPU model
2018-09-12 09:25:26 +00:00
noncaching.hh
cpu: Fix typo in header guard for Noncaching cpu
2018-10-01 13:35:50 +00:00
NonCachingSimpleCPU.py
python: Don't assume SimObjects live in the global namespace
2019-02-12 09:43:00 +00:00
SConscript
cpu: Replace the fastmem with a new CPU model
2018-09-12 09:25:26 +00:00
SConsopts
arch, cpu: Factor out the ExecContext into a proper base class
2014-09-03 07:42:22 -04:00
timing.cc
cpu: Fix coding style (byteEnable->byte_enable)
2019-12-11 15:07:52 +00:00
timing.hh
cpu: Fix coding style (byteEnable->byte_enable)
2019-12-11 15:07:52 +00:00
TimingSimpleCPU.py
python: Don't assume SimObjects live in the global namespace
2019-02-12 09:43:00 +00:00