Javier Setoain 5e420343d3 arch-arm, sim-se: Wire up syscalls needed for pthreads ...

Change-Id: I8da5e3e0d7dc5d31ac82ed2045109d6d73cbf99d
Signed-off-by: Andreas Sandberg <andreas.sandberg@arm.com>
Cc: Giacomo Travaglini <giacomo.travaglini@arm.com>
Cc: Javier Setoain <javier.setoain@arm.com>
Cc: Brandon Potter <Brandon.Potter@amd.com>
Reviewed-on: https://gem5-review.googlesource.com/c/15415
Reviewed-by: Brandon Potter <Brandon.Potter@amd.com>
Maintainer: Brandon Potter <Brandon.Potter@amd.com>

2019-01-10 17:50:28 +00:00

..

arch

arch-arm, sim-se: Wire up syscalls needed for pthreads

2019-01-10 17:50:28 +00:00

base

dev-arm: Add a GICv3 model

2019-01-10 16:29:30 +00:00

cpu

cpu: Stop using unions to store FP registers.

2018-12-22 20:55:07 +00:00

dev

dev-arm: Add a VExpress_GEM5_V2 platform with GICv3 support

2019-01-10 16:29:30 +00:00

doc

docs: Fix power model doxygen

2018-04-20 15:59:35 +00:00

doxygen

MEM: Put memory system document into doxygen

2012-09-25 11:49:41 -05:00

gpu-compute

arch, base, cpu, gpu, mem: Replace assert(0 or false with panic.

2018-11-27 21:58:24 +00:00

kern

sim-se: Add /sys/devices/system/cpu/online file

2018-03-15 20:45:34 +00:00

learning_gem5

misc: Using smart pointers for memory Requests

2018-06-11 16:55:30 +00:00

mem

mem: Compile tracePacket only when TRACING_ON is defined

2018-12-07 13:28:19 +00:00

proto

cpu: Stop extracting inst_flags from the machInst.

2018-03-27 10:57:36 +00:00

python

sim: Fix data type of ticks per second before passing it to C++

2018-11-16 22:04:15 +00:00

sim

arch-x86: Add sys/syscall.h to x86 process.cc/syscall_emul.cc

2018-12-05 16:18:54 +00:00

systemc

systemc: Fix a function which was broken during style fixes.

2019-01-10 04:03:17 +00:00

unittest

tests: Convert IniFile unit test to a GTest

2018-11-28 09:54:16 +00:00

Doxyfile

misc: Fix BaseCPU doxygen

2018-07-10 16:41:40 +00:00

SConscript

scons: Disable partial linking on Mac OS

2019-01-07 14:52:00 +00:00