derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
441fa07f8c7978fa17680976d6c731c6a181f596
gem5/src/dev
History
Giacomo Travaglini 869053c8fa dev-arm: Add redistributor-stride property to GICv3 
This is needed since by default the model is assuming a GICv4
memory layout.

Change-Id: Ic64e6a488cc1a43a56ce28f6d11b8868df102aa0
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-by: Ciro Santilli <ciro.santilli@arm.com>
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/20248
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>
2019-08-20 14:23:47 +00:00
..
alpha
arch, base, dev, sim: Remove now unnecessary casts from PortProxy methods.
2019-05-29 04:23:46 +00:00
arm
dev-arm: Add redistributor-stride property to GICv3
2019-08-20 14:23:47 +00:00
i2c
python: Don't assume SimObjects live in the global namespace
2019-02-12 09:43:00 +00:00
mips
python: Don't assume SimObjects live in the global namespace
2019-02-12 09:43:00 +00:00
net
arch, base, cpu, dev, mem, sim: Remove #if 0-ed out code.
2019-05-18 10:20:20 +00:00
pci
arch, cpu, dev, gpu, mem, sim, python: start using getPort.
2019-03-19 10:22:50 +00:00
ps2
ps2: Unify constant names
2018-04-17 12:24:17 +00:00
serial
python: Don't assume SimObjects live in the global namespace
2019-02-12 09:43:00 +00:00
sparc
sparc: Move the interrupt types out of isa_traits.hh into interrupts.hh.
2019-04-30 18:52:13 +00:00
storage
arch, base, cpu, dev, mem, sim: Remove #if 0-ed out code.
2019-05-18 10:20:20 +00:00
virtio
arch, base, dev, sim: Remove now unnecessary casts from PortProxy methods.
2019-05-29 04:23:46 +00:00
x86
mem: Minimize the use of MemObject.
2019-04-28 01:19:40 +00:00
baddev.cc
style: [patch 1/22] use /r/3648/ to reorganize includes
2016-11-09 14:27:37 -06:00
baddev.hh
AddrRange: Transition from Range<T> to AddrRange
2012-09-19 06:15:44 -04:00
BadDevice.py
python: Don't assume SimObjects live in the global namespace
2019-02-12 09:43:00 +00:00
Device.py
dev: StreamID generation in DMA device
2019-05-03 08:38:12 +00:00
dma_device.cc
dev: StreamID generation in DMA device
2019-05-03 08:38:12 +00:00
dma_device.hh
dev: StreamID generation in DMA device
2019-05-03 08:38:12 +00:00
intel_8254_timer.cc
misc: Rename misc.(hh|cc) to logging.(hh|cc)
2017-12-04 23:10:55 +00:00
intel_8254_timer.hh
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
io_device.cc
mem: Minimize the use of MemObject.
2019-04-28 01:19:40 +00:00
io_device.hh
mem: Minimize the use of MemObject.
2019-04-28 01:19:40 +00:00
isa_fake.cc
dev: Explicitly specify the endianness for packet accessors.
2018-10-17 20:17:44 +00:00
isa_fake.hh
AddrRange: Transition from Range<T> to AddrRange
2012-09-19 06:15:44 -04:00
mc146818.cc
style: [patch 1/22] use /r/3648/ to reorganize includes
2016-11-09 14:27:37 -06:00
mc146818.hh
misc: Rename misc.(hh|cc) to logging.(hh|cc)
2017-12-04 23:10:55 +00:00
pixelpump.cc
dev: Add support for single-pass scan out in the PixelPump
2017-03-07 11:14:28 +00:00
pixelpump.hh
dev: Add support for single-pass scan out in the PixelPump
2017-03-07 11:14:28 +00:00
platform.cc
misc: Rename misc.(hh|cc) to logging.(hh|cc)
2017-12-04 23:10:55 +00:00
platform.hh
dev: Rewrite PCI host functionality
2015-12-05 00:11:24 +00:00
Platform.py
python: Don't assume SimObjects live in the global namespace
2019-02-12 09:43:00 +00:00
rtcreg.h
dev: Clean up MC146818 register (A & B) handling
2013-06-03 12:28:41 +02:00
SConscript
dev: Include the platform base class even in NULL_ISA builds.
2018-10-12 23:39:14 +00:00