derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
3a8df68388d4e4bd1b9d6061c4bb5e41d12c3aeb
gem5/src/dev
History
Daniel R. Carvalho 3a8df68388 misc: Fix some includes 
Fix some missing and extra includes around the codebase.

Change-Id: Ibf314b43a966943a8096958f68382e1e245f29e3
Signed-off-by: Daniel R. Carvalho <odanrc@yahoo.com.br>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/38738
Reviewed-by: Bobby R. Bruce <bbruce@ucdavis.edu>
Maintainer: Bobby R. Bruce <bbruce@ucdavis.edu>
Tested-by: kokoro <noreply+kokoro@google.com>
2021-01-15 23:15:30 +00:00
..
arm
misc: Fix some includes
2021-01-15 23:15:30 +00:00
hsa
misc: Fix some includes
2021-01-15 23:15:30 +00:00
i2c
misc: Fix some includes
2021-01-15 23:15:30 +00:00
mips
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
net
misc: Fix some includes
2021-01-15 23:15:30 +00:00
pci
dev,stats: Update stats style for CopyEngine and IdeDisk
2020-11-19 22:46:48 +00:00
ps2
misc: Fix some includes
2021-01-15 23:15:30 +00:00
serial
misc: Fix some includes
2021-01-15 23:15:30 +00:00
sparc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
storage
misc: Fix some includes
2021-01-15 23:15:30 +00:00
virtio
misc: Fix some includes
2021-01-15 23:15:30 +00:00
x86
dev: Convert the x86 i8237 DMA controller to use RegBank.
2020-11-03 02:04:49 +00:00
baddev.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
baddev.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
BadDevice.py
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
Device.py
dev: Use generateFdtProperty in the PioDevice
2020-10-17 10:21:08 +00:00
dma_device.cc
dev: Use regular atomic accesses for DMA in bypass mode.
2021-01-13 01:29:32 +00:00
dma_device.hh
dev: Use regular atomic accesses for DMA in bypass mode.
2021-01-13 01:29:32 +00:00
intel_8254_timer.cc
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
intel_8254_timer.hh
sim,mem,dev: Merge eventq_impl.hh into eventq.hh.
2020-06-04 01:54:19 +00:00
intpin.cc
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
intpin.hh
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
IntPin.py
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
io_device.cc
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
io_device.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
isa_fake.cc
misc: Delete the now unnecessary create methods.
2020-10-30 04:00:20 +00:00
isa_fake.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
mc146818.cc
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
mc146818.hh
sim,mem,dev: Merge eventq_impl.hh into eventq.hh.
2020-06-04 01:54:19 +00:00
pixelpump.cc
dev: Let the pixel pump bypass the DMA FIFO in non-caching mode.
2021-01-13 23:23:59 +00:00
pixelpump.hh
dev: Let the pixel pump bypass the DMA FIFO in non-caching mode.
2021-01-13 23:23:59 +00:00
platform.cc
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
platform.hh
misc: Standardize the way create() constructs SimObjects.
2020-10-14 12:06:44 +00:00
Platform.py
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
reg_bank.hh
dev: Add a new RegisterBank which helps handle device registers.
2020-11-01 13:08:26 +00:00
reg_bank.test.cc
dev: -Wdeprecated-copy not available on all supported compilers
2020-11-25 09:43:24 +00:00
rtcreg.h
dev: Delete the authors list from files in src/dev.
2020-02-18 03:34:01 +00:00
SConscript
dev: Add a new RegisterBank which helps handle device registers.
2020-11-01 13:08:26 +00:00