derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
0b3897fc90901953e9d016466c37ab507f85023c
gem5/src/dev
History
Anthony Gutierrez 0b3897fc90 O3,ARM: fix some problems with drain/switchout functionality and add Drain DPRINTFs 
This patch fixes some problems with the drain/switchout functionality
for the O3 cpu and for the ARM ISA and adds some useful debug print
statements.

This is an incremental fix as there are still a few bugs/mem leaks with the
switchout code. Particularly when switching from an O3CPU to a
TimingSimpleCPU. However, when switching from O3 to O3 cores with the ARM ISA
I haven't encountered any more assertion failures; now the kernel will
typically panic inside of simulation.
2012-08-15 10:38:08 -04:00
..
alpha
MEM: Enable multiple distributed generalized memories
2012-04-06 13:46:31 -04:00
arm
Port: Make getAddrRanges const
2012-07-09 12:35:34 -04:00
mips
MEM: Move all read/write blob functions from Port to PortProxy
2012-02-24 11:46:39 -05:00
sparc
Port: Make getAddrRanges const
2012-07-09 12:35:34 -04:00
x86
Port: Make getAddrRanges const
2012-07-09 12:35:34 -04:00
baddev.cc
SE/FS: Put platform pointers in fewer objects.
2011-10-04 02:26:03 -07:00
baddev.hh
Major changes to how SimObjects are created and initialized. Almost all
2007-07-23 21:51:38 -07:00
BadDevice.py
Move SimObject python files alongside the C++ and fix
2007-05-27 19:21:17 -07:00
copy_engine_defs.hh
Make commenting on close namespace brackets consistent.
2011-01-03 14:35:43 -08:00
copy_engine.cc
O3,ARM: fix some problems with drain/switchout functionality and add Drain DPRINTFs
2012-08-15 10:38:08 -04:00
copy_engine.hh
MEM: Introduce the master/slave port sub-classes in C++
2012-03-30 09:40:11 -04:00
CopyEngine.py
MEM: Explicit ports and Python binding on CopyEngine
2012-02-13 06:46:43 -05:00
Device.py
MEM: Introduce the master/slave port roles in the Python classes
2012-02-13 06:43:09 -05:00
disk_image.cc
clang: Enable compiling gem5 using clang 2.9 and 3.0
2012-01-31 12:05:52 -05:00
disk_image.hh
clang: Enable compiling gem5 using clang 2.9 and 3.0
2012-01-31 12:05:52 -05:00
DiskImage.py
Config: Cause a fatal() when a parameter without a default value isn't set(FS #315).
2009-01-30 19:08:13 -05:00
dma_device.cc
O3,ARM: fix some problems with drain/switchout functionality and add Drain DPRINTFs
2012-08-15 10:38:08 -04:00
dma_device.hh
dma: remove unused variable
2012-07-27 16:08:05 -04:00
etherbus.cc
trace: reimplement the DTRACE function so it doesn't use a vector
2011-04-15 10:44:32 -07:00
etherbus.hh
includes: sort all includes
2011-04-15 10:44:06 -07:00
etherdevice.cc
stats: only consider a formula initialized if there is a formula
2010-06-15 01:18:36 -07:00
etherdevice.hh
stats: Fix all stats usages to deal with template fixes
2009-03-05 19:09:53 -08:00
etherdump.cc
Replace curTick global variable with accessor functions.
2011-01-07 21:50:29 -08:00
etherdump.hh
includes: sort all includes
2011-04-15 10:44:06 -07:00
etherint.cc
includes: sort all includes
2011-04-15 10:44:06 -07:00
etherint.hh
Devices: Make EtherInts connect in the same way memory ports currently do.
2007-08-16 16:49:02 -04:00
etherlink.cc
event: minor cleanup
2011-09-22 18:59:55 -07:00
etherlink.hh
includes: sort all includes
2011-04-15 10:44:06 -07:00
Ethernet.py
MEM: Introduce the master/slave port roles in the Python classes
2012-02-13 06:43:09 -05:00
etherobject.hh
Devices: Make EtherInts connect in the same way memory ports currently do.
2007-08-16 16:49:02 -04:00
etherpkt.cc
PacketFifo: Get slack out of the EthPacketData structure. This allows
2008-06-17 21:34:27 -07:00
etherpkt.hh
types: clean up types, especially signed vs unsigned
2009-06-04 23:21:12 -07:00
ethertap.cc
Fix: Address a few benign memory leaks
2012-07-09 12:35:30 -04:00
ethertap.hh
includes: sort all includes
2011-04-15 10:44:06 -07:00
i8254xGBe_defs.hh
Make commenting on close namespace brackets consistent.
2011-01-03 14:35:43 -08:00
i8254xGBe.cc
O3,ARM: fix some problems with drain/switchout functionality and add Drain DPRINTFs
2012-08-15 10:38:08 -04:00
i8254xGBe.hh
Fix: Address a few benign memory leaks
2012-07-09 12:35:30 -04:00
ide_atareg.h
gcc: Clean-up of non-C++0x compliant code, first steps
2012-03-19 06:36:09 -04:00
ide_ctrl.cc
clang: Enable compiling gem5 using clang 2.9 and 3.0
2012-01-31 12:05:52 -05:00
ide_ctrl.hh
includes: sort all includes
2011-04-15 10:44:06 -07:00
ide_disk.cc
IDE: Fix issues with new PIIX kernel driver and our model.
2011-08-19 15:08:08 -05:00
ide_disk.hh
MEM: Enable multiple distributed generalized memories
2012-04-06 13:46:31 -04:00
ide_wdcreg.h
copyright: clean up copyright blocks
2011-06-02 14:36:35 -07:00
Ide.py
ARM: Add support for a dumb IDE controller
2010-11-15 14:04:03 -06:00
intel_8254_timer.cc
trace: reimplement the DTRACE function so it doesn't use a vector
2011-04-15 10:44:32 -07:00
intel_8254_timer.hh
trace: reimplement the DTRACE function so it doesn't use a vector
2011-04-15 10:44:32 -07:00
io_device.cc
Port: Align port names in C++ and Python
2012-07-09 12:35:39 -04:00
io_device.hh
Port: Make getAddrRanges const
2012-07-09 12:35:34 -04:00
isa_fake.cc
IO: Handle case where ISA Fake device is being used as a fake memory.
2011-07-10 12:56:08 -05:00
isa_fake.hh
includes: sort all includes
2011-04-15 10:44:06 -07:00
mc146818.cc
ARM: Add RTC device for ARM platforms.
2012-03-01 17:26:31 -06:00
mc146818.hh
Replace curTick global variable with accessor functions.
2011-01-07 21:50:29 -08:00
ns_gige_reg.h
X86: Get X86_FS to compile.
2007-09-24 17:39:56 -07:00
ns_gige.cc
Fix: Address a few benign memory leaks
2012-07-09 12:35:30 -04:00
ns_gige.hh
style: Remove non-leading tabs everywhere they shouldn't be. Developers should configure their editors to not insert tabs
2008-09-10 14:26:15 -04:00
Pci.py
MEM: Introduce the master/slave port roles in the Python classes
2012-02-13 06:43:09 -05:00
pciconfigall.cc
Port: Make getAddrRanges const
2012-07-09 12:35:34 -04:00
pciconfigall.hh
Port: Make getAddrRanges const
2012-07-09 12:35:34 -04:00
pcidev.cc
Port: Make getAddrRanges const
2012-07-09 12:35:34 -04:00
pcidev.hh
Port: Make getAddrRanges const
2012-07-09 12:35:34 -04:00
pcireg.h
style: Remove non-leading tabs everywhere they shouldn't be. Developers should configure their editors to not insert tabs
2008-09-10 14:26:15 -04:00
pktfifo.cc
types: clean up types, especially signed vs unsigned
2009-06-04 23:21:12 -07:00
pktfifo.hh
types: clean up types, especially signed vs unsigned
2009-06-04 23:21:12 -07:00
platform.cc
Includes: Don't include isa_traits.hh and use the TheISA namespace unless really needed.
2011-02-23 15:10:49 -06:00
platform.hh
SE/FS: Remove System::platform and Platform::intrFrequency.
2011-09-30 00:29:07 -07:00
Platform.py
Move SimObject python files alongside the C++ and fix
2007-05-27 19:21:17 -07:00
ps2.cc
includes: sort all includes
2011-04-15 10:44:06 -07:00
ps2.hh
ARM: PS2 encoding fix
2012-06-05 01:23:10 -04:00
rtcreg.h
X86: Turn #defines into consts.
2008-03-25 02:09:18 -04:00
SConscript
DMA: Split the DMA device and IO device into seperate files
2012-05-23 09:15:45 -04:00
simple_disk.cc
dev: use correct delete operation in SimpleDisk
2012-05-10 18:04:27 -05:00
simple_disk.hh
includes: sort all includes
2011-04-15 10:44:06 -07:00
SimpleDisk.py
Fix miscellaneous small typos.
2007-08-30 15:16:59 -04:00
sinic.cc
MEM: Move port creation to the memory object(s) construction
2012-02-24 11:43:53 -05:00
sinic.hh
Make commenting on close namespace brackets consistent.
2011-01-03 14:35:43 -08:00
sinicreg.hh
gcc: Clean-up of non-C++0x compliant code, first steps
2012-03-19 06:36:09 -04:00
terminal.cc
gcc: fix unused variable warnings from GCC 4.6.1
2011-12-13 11:49:27 -08:00
terminal.hh
includes: sort all includes
2011-04-15 10:44:06 -07:00
Terminal.py
Change the default output filename for the terminal so it's more obvious.
2008-06-17 20:30:37 -07:00
uart8250.cc
Port: Make getAddrRanges const
2012-07-09 12:35:34 -04:00
uart8250.hh
Port: Make getAddrRanges const
2012-07-09 12:35:34 -04:00
uart.cc
Rename SimConsole to Terminal since it makes more sense
2008-06-17 20:29:06 -07:00
uart.hh
Rename SimConsole to Terminal since it makes more sense
2008-06-17 20:29:06 -07:00
Uart.py
SE/FS: Put platform pointers in fewer objects.
2011-10-04 02:26:03 -07:00