derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arch-x86: Fixes page fault for CLFLUSH on write-protected pages (#592)

Browse Source 
Converts CLFLUSHOPT/WB/FLUSH operations from Write to Read operations
during address translation so that they don't trigger a page fault when
done on write-protected pages.

Solves #226
This commit is contained in:
Bobby R. Bruce
2023-11-29 14:25:21 -08:00
committed by GitHub
parent 1d1cba297b c00209a0c0
commit fcbcd1ce72
1 changed files with 9 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
src/arch/x86/tlb.cc
View File

@@ -509,6 +509,9 @@ TLB::translateAtomic(const RequestPtr &req, ThreadContext *tc,
BaseMMU::Mode mode)
{
bool delayedResponse;
// CLFLUSHOPT/WB/FLUSH should be treated as read for protection checks
if (req->isCacheClean())
mode = BaseMMU::Read;
return TLB::translate(req, tc, NULL, mode, delayedResponse, false);
}
@@ -516,6 +519,9 @@ Fault
TLB::translateFunctional(const RequestPtr &req, ThreadContext *tc,
BaseMMU::Mode mode)
{
// CLFLUSHOPT/WB/FLUSH should be treated as read for protection checks
if (req->isCacheClean())
mode = BaseMMU::Read;
unsigned logBytes;
const Addr vaddr = req->getVaddr();
Addr addr = vaddr;
@@ -553,6 +559,9 @@ TLB::translateTiming(const RequestPtr &req, ThreadContext *tc,
{
bool delayedResponse;
assert(translation);
// CLFLUSHOPT/WB/FLUSH should be treated as read for protection checks
if (req->isCacheClean())
mode = BaseMMU::Read;
Fault fault =
TLB::translate(req, tc, translation, mode, delayedResponse, true);
if (!delayedResponse)