derek/DRAMSys
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

New configuration files

Browse Source
This commit is contained in:
Éder F. Zulian
2018-08-30 15:15:01 +02:00
parent 8b0c74bbd6
commit 8ddf7e4312
2 changed files with 38 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
DRAMSys/library/resources/configs/simulator/rgrsimcfg-gem5-se.xml Normal file
View File

@@ -0,0 +1,18 @@
<simconfig>
<SimulationName value="rgr" />
<Debug value="0" />
<DatabaseRecording value="1" />
<PowerAnalysis value="1" />
<EnableWindowing value = "1" />
<WindowSize value="1000" />
<ThermalSimulation value="0"/>
<SimulationProgressBar value="1"/>
<NumberOfMemChannels value="1"/>
<NumberOfDevicesOnDIMM value="4"/>
<CheckTLM2Protocol value = "0" />
<AddressOffset value = "0" />
<ECCControllerMode value = "Disabled" />
<ErrorChipSeed value="42" />
<ErrorCSVFile value="" />
<StoreMode value="Store" />
</simconfig>

20
DRAMSys/library/resources/simulations/rgrsim-gem5-se.xml Normal file
View File

@@ -0,0 +1,20 @@
<simulation>
<!-- Simulation file identifier -->
<simulationid id="rgrsim-gem5-se"></simulationid>
<!-- Configuration for the DRAMSys Simulator -->
<simconfig src="rgrsimcfg-gem5-se.xml" />
<!-- Temperature Simulator Configuration -->
<thermalconfig src="config.xml" />
<!-- Memory Device Specification -->
<memspec src="rgrspec.xml"></memspec>
<!-- Addressmapping Configuration of the Memory Controller -->
<addressmapping src="rgram.xml"></addressmapping>
<!-- Memory Controller Configuration -->
<mcconfig src="rgrmccfg.xml"/>
<!-- <tracesetup id="no_refresh_fr_fcfs_nbw_b16_ddr4_8b_1x"> -->
<!--
<tracesetup id="rgrsetup">
<device clkMhz="1000">1_720x1280_64-Pixelgroesse_imb3_str1_scram_ddr4_8b_same_clock.stl</device>
</tracesetup>
-->
</simulation>