Change-Id: If8c2e08779f4be59112fe130ab651dfce7065111 Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/49303 Reviewed-by: Jason Lowe-Power <power.jg@gmail.com> Maintainer: Jason Lowe-Power <power.jg@gmail.com> Tested-by: kokoro <noreply+kokoro@google.com>
49 lines
2.3 KiB
Python
49 lines
2.3 KiB
Python
# Copyright (c) 2021 The Regents of the University of California
|
|
# All Rights Reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
from ..abstract_dma_controller import AbstractDMAController
|
|
from .....utils.override import overrides
|
|
|
|
from m5.objects import MessageBuffer
|
|
|
|
|
|
class DMAController(AbstractDMAController):
|
|
"""
|
|
A DMA Controller for use in the MI_Example cache hierarchy setup.
|
|
"""
|
|
|
|
class DMAController(AbstractDMAController):
|
|
def __init__(self, network, cache_line_size):
|
|
super(DMAController, self).__init__(network, cache_line_size)
|
|
|
|
@overrides(AbstractDMAController)
|
|
def connectQueues(self, network):
|
|
self.mandatoryQueue = MessageBuffer()
|
|
self.requestToDir = MessageBuffer()
|
|
self.requestToDir.out_port = network.in_port
|
|
self.responseFromDir = MessageBuffer(ordered=True)
|
|
self.responseFromDir.in_port = network.out_port
|