82c24005dd
* Arm architectural extensions * Arm TFA support * DRAM changes Change-Id: I434c501ee8413c8cd64af25c2c18eabf45e3ee77 Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Reviewed-by: Nikos Nikoleris <nikos.nikoleris@arm.com> Reviewed-by: Wendy Elsasser <wendy.elsasser@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/28908 Reviewed-by: Jason Lowe-Power <power.jg@gmail.com> Maintainer: Jason Lowe-Power <power.jg@gmail.com> Tested-by: kokoro <noreply+kokoro@google.com>
1.3 KiB
1.3 KiB
Version 20.0.0.0
- Compiling and running gem5 with Python 3 is now fully supported.
- Compiling and running gem5 with GCC 8 and 9 is now supported.
- Scons-based tests have been migrated to the testlib framework. Please consult TESTING.md for more information on how these may be run.
- Support for the ALPHA ISA has been dropped.
- Memory SimObjects can now be initialized using an image file using the image_file parameter.
- The m5 utility has been revamped with a new build system based on scons, tests, and updated and more consistent feature support.
- Robust support for marshalling data from a function call inside the simulation to a function within gem5 using a predefined set of rules.
- Workload configuration pulled out into its own object, simplifying the System object and making workload configuration more modular and flexible.
- Sv39 paging has been added to the RISC-V ISA, bringing gem5 close to running Linux on RISC-V.
- Implemented ARMv8.3-CompNum, SIMD complex number extension.
- Support for Arm Trusted Firmware + u-boot with the new VExpress_GEM5_Foundation platform.
- Changes in the DRAM Controller:
- Added support for verifying available command bandwidth.
- Added support for multi-cycle commands.
- Added new timing parameters.
- Added ability to interleave bursts.
- Added LPDDR5 configurations.