974a47dfb9
Apply the gem5 namespace to the codebase. Some anonymous namespaces could theoretically be removed, but since this change's main goal was to keep conflicts at a minimum, it was decided not to modify much the general shape of the files. A few missing comments of the form "// namespace X" that occurred before the newly added "} // namespace gem5" have been added for consistency. std out should not be included in the gem5 namespace, so they weren't. ProtoMessage has not been included in the gem5 namespace, since I'm not familiar with how proto works. Regarding the SystemC files, although they belong to gem5, they actually perform integration between gem5 and SystemC; therefore, it deserved its own separate namespace. Files that are automatically generated have been included in the gem5 namespace. The .isa files currently are limited to a single namespace. This limitation should be later removed to make it easier to accomodate a better API. Regarding the files in util, gem5:: was prepended where suitable. Notice that this patch was tested as much as possible given that most of these were already not previously compiling. Change-Id: Ia53d404ec79c46edaa98f654e23bc3b0e179fe2d Signed-off-by: Daniel R. Carvalho <odanrc@yahoo.com.br> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/46323 Maintainer: Bobby R. Bruce <bbruce@ucdavis.edu> Reviewed-by: Bobby R. Bruce <bbruce@ucdavis.edu> Reviewed-by: Matthew Poremba <matthew.poremba@amd.com> Tested-by: kokoro <noreply+kokoro@google.com>
110 lines
4.2 KiB
C++
110 lines
4.2 KiB
C++
/*
|
|
* Copyright (c) 2012, 2019 ARM Limited
|
|
* All rights reserved
|
|
*
|
|
* The license below extends only to copyright in the software and shall
|
|
* not be construed as granting a license to any other intellectual
|
|
* property including but not limited to intellectual property relating
|
|
* to a hardware implementation of the functionality of the software
|
|
* licensed hereunder. You may use the software subject to the license
|
|
* terms below provided that you ensure that this notice is replicated
|
|
* unmodified and in its entirety in all distributions of the software,
|
|
* modified or unmodified, in source code or in binary form.
|
|
*
|
|
* Copyright (c) 2006 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __CPU_O3_THREAD_STATE_HH__
|
|
#define __CPU_O3_THREAD_STATE_HH__
|
|
|
|
#include <memory>
|
|
|
|
#include "cpu/thread_context.hh"
|
|
#include "cpu/thread_state.hh"
|
|
|
|
namespace gem5
|
|
{
|
|
|
|
class Process;
|
|
|
|
namespace o3
|
|
{
|
|
|
|
class CPU;
|
|
|
|
/**
|
|
* Class that has various thread state, such as the status, the
|
|
* current instruction being processed, whether or not the thread has
|
|
* a trap pending or is being externally updated, the ThreadContext
|
|
* pointer, etc. It also handles anything related to a specific
|
|
* thread's process, such as syscalls and checking valid addresses.
|
|
*/
|
|
class ThreadState : public gem5::ThreadState
|
|
{
|
|
public:
|
|
PCEventQueue pcEventQueue;
|
|
/**
|
|
* An instruction-based event queue. Used for scheduling events based on
|
|
* number of instructions committed.
|
|
*/
|
|
EventQueue comInstEventQueue;
|
|
|
|
/* This variable controls if writes to a thread context should cause a all
|
|
* dynamic/speculative state to be thrown away. Nominally this is the
|
|
* desired behavior because the external thread context write has updated
|
|
* some state that could be used by an inflight instruction, however there
|
|
* are some cases like in a fault/trap handler where this behavior would
|
|
* lead to successive restarts and forward progress couldn't be made. This
|
|
* variable controls if the squashing will occur.
|
|
*/
|
|
bool noSquashFromTC = false;
|
|
|
|
/** Whether or not the thread is currently waiting on a trap, and
|
|
* thus able to be externally updated without squashing.
|
|
*/
|
|
bool trapPending = false;
|
|
|
|
/** Pointer to the hardware transactional memory checkpoint. */
|
|
std::unique_ptr<BaseHTMCheckpoint> htmCheckpoint;
|
|
|
|
ThreadState(CPU *_cpu, int _thread_num, Process *_process);
|
|
|
|
void serialize(CheckpointOut &cp) const override;
|
|
void unserialize(CheckpointIn &cp) override;
|
|
|
|
/** Pointer to the ThreadContext of this thread. */
|
|
gem5::ThreadContext *tc = nullptr;
|
|
|
|
/** Returns a pointer to the TC of this thread. */
|
|
gem5::ThreadContext *getTC() { return tc; }
|
|
};
|
|
|
|
} // namespace o3
|
|
} // namespace gem5
|
|
|
|
#endif // __CPU_O3_THREAD_STATE_HH__
|