502ad1e675
PciDev and IntDev stuck out as the only device classes that ended in 'Dev' rather than 'Device'. This patch takes care of that inconsistency. Note that you may need to delete pre-existing files matching build/*/python/m5/internal/param_* as scons does not pick up indirect dependencies on imported python modules when generating params, and the PciDev -> PciDevice rename takes place in a file (dev/Device.py) that gets imported quite a bit. Committed by: Nilay Vaish <nilay@cs.wisc.edu>
93 lines
3.4 KiB
C++
93 lines
3.4 KiB
C++
/*
|
|
* Copyright (c) 2012 ARM Limited
|
|
* All rights reserved
|
|
*
|
|
* The license below extends only to copyright in the software and shall
|
|
* not be construed as granting a license to any other intellectual
|
|
* property including but not limited to intellectual property relating
|
|
* to a hardware implementation of the functionality of the software
|
|
* licensed hereunder. You may use the software subject to the license
|
|
* terms below provided that you ensure that this notice is replicated
|
|
* unmodified and in its entirety in all distributions of the software,
|
|
* modified or unmodified, in source code or in binary form.
|
|
*
|
|
* Copyright (c) 2008 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Gabe Black
|
|
*/
|
|
|
|
#include "dev/x86/intdev.hh"
|
|
|
|
void
|
|
X86ISA::IntDevice::IntMasterPort::sendMessage(ApicList apics,
|
|
TriggerIntMessage message,
|
|
bool timing)
|
|
{
|
|
ApicList::iterator apicIt;
|
|
for (apicIt = apics.begin(); apicIt != apics.end(); apicIt++) {
|
|
PacketPtr pkt = buildIntRequest(*apicIt, message);
|
|
if (timing) {
|
|
schedTimingReq(pkt, curTick() + latency);
|
|
// The target handles cleaning up the packet in timing mode.
|
|
} else {
|
|
// ignore the latency involved in the atomic transaction
|
|
sendAtomic(pkt);
|
|
assert(pkt->isResponse());
|
|
// also ignore the latency in handling the response
|
|
recvResponse(pkt);
|
|
delete pkt->req;
|
|
delete pkt;
|
|
}
|
|
}
|
|
}
|
|
|
|
void
|
|
X86ISA::IntDevice::init()
|
|
{
|
|
if (!intMasterPort.isConnected()) {
|
|
panic("Int port not connected to anything!");
|
|
}
|
|
}
|
|
|
|
X86ISA::IntSourcePin *
|
|
X86IntSourcePinParams::create()
|
|
{
|
|
return new X86ISA::IntSourcePin(this);
|
|
}
|
|
|
|
X86ISA::IntSinkPin *
|
|
X86IntSinkPinParams::create()
|
|
{
|
|
return new X86ISA::IntSinkPin(this);
|
|
}
|
|
|
|
X86ISA::IntLine *
|
|
X86IntLineParams::create()
|
|
{
|
|
return new X86ISA::IntLine(this);
|
|
}
|