Files
gem5/src/mem/ruby/system
Andreas Hansson cfc268ad9e MEM: Make the RubyPort physMemPort a PioPort instead of M5Port
This patch makes the physMemPort of the RubyPort a PioPort rather than
an M5Port. This reflects the fact that the M5Port and PioPort have
different roles. The M5Port is really a coherent slave that is
connected to the CPUs and other coherent masters of the system,
e.g. DMA ports. The PioPort, on the other hand, is a master port that
is connected to the memory and other slaves, for example the pio
devices.

This simplifies future changes into master/slave ports and is
consistent with the port roles throughout the system.
2012-01-30 05:38:24 -05:00
..
2010-03-22 18:43:53 -07:00
2011-11-03 22:46:45 -05:00
2010-03-22 18:43:53 -07:00
2010-03-22 18:43:53 -07:00
2010-06-10 23:17:07 -07:00
2010-06-10 23:17:07 -07:00
2011-04-15 10:44:06 -07:00