The upgraders in util/cpt_upgraders have been able to check the root.isa element of checkpoints to determine what "the" ISA is for a simulation, as a quick way to bail out of that particular updater applies only to specific ISAs. We are moving away from the idea that there is a single ISA, and so this mechanism will no longer work. Fortunately, these cpt_upgraders are only relevant for old checkpoints. If a checkpoint doesn't have a root.isa element inside it at all, we know (as of this writing) that it is newer than all of these upgraders and hence they do not apply. Any new upgraders will have to be written to not rely on the root.isa field which will be removed. If that sort of field is still needed, it can be added somewhere else in the hierarchy, perhaps at the system level, or as part of the actual ISA object. The simplest way to implement this new behavior is to add a fallback option when an upgrader looks for root.isa, specifically ''. If the root.isa element does not exist, the script will get '' back, and this will not match whatever ISA it's trying to check against. The one even remotely more complicated script is isa-is-simobject.py which has several behaviors for different ISAs. In that case, we just explicitly check for '' and return early if that's what we found. Jira Issue: https://gem5.atlassian.net/browse/GEM5-1056 Change-Id: Ie78deccb2bac51f38224e62a28dd733cefd63ed7 Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/48883 Maintainer: Gabe Black <gabe.black@gmail.com> Tested-by: kokoro <noreply+kokoro@google.com> Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br>
29 lines
991 B
Python
29 lines
991 B
Python
# Use condition code registers for the ARM architecture.
|
|
# Previously the integer register file was used for these registers.
|
|
def upgrader(cpt):
|
|
if cpt.get('root', 'isa', fallback='') == 'arm':
|
|
for sec in cpt.sections():
|
|
import re
|
|
|
|
re_cpu_match = re.match('^(.*sys.*\.cpu[^.]*)\.xc\.(.+)$', sec)
|
|
# Search for all the execution contexts
|
|
if not re_cpu_match:
|
|
continue
|
|
|
|
items = []
|
|
for (item,value) in cpt.items(sec):
|
|
items.append(item)
|
|
if 'ccRegs' not in items:
|
|
intRegs = cpt.get(sec, 'intRegs').split()
|
|
|
|
# Move those 5 integer registers to the ccRegs register file
|
|
ccRegs = intRegs[38:43]
|
|
del intRegs[38:43]
|
|
|
|
ccRegs.append('0') # CCREG_ZERO
|
|
|
|
cpt.set(sec, 'intRegs', ' '.join(intRegs))
|
|
cpt.set(sec, 'ccRegs', ' '.join(ccRegs))
|
|
|
|
legacy_version = 13
|