derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

cpu: Mark ExecContext::tcBase() as const

Browse Source 
Change-Id: Ia3965c05a1b00e0a9738ddbccb4dc0b651f78e5e
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/24523
Tested-by: kokoro <noreply+kokoro@google.com>
This commit is contained in:
Giacomo Travaglini
2020-01-17 10:47:27 +00:00
parent c4e07c31b6
commit de7ddfc21c
5 changed files with 10 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/cpu/base_dyn_inst.hh
View File

@@ -1,5 +1,5 @@
/*
* Copyright (c) 2011, 2013, 2016-2019 ARM Limited
* Copyright (c) 2011, 2013, 2016-2020 ARM Limited
* Copyright (c) 2013 Advanced Micro Devices, Inc.
* All rights reserved.
*
@@ -919,7 +919,7 @@ class BaseDynInst : public ExecContext, public RefCounted
void setThreadState(ImplState *state) { thread = state; }
/** Returns the thread context. */
ThreadContext *tcBase() { return thread->getTC(); }
ThreadContext *tcBase() const { return thread->getTC(); }
public:
/** Returns whether or not the eff. addr. source registers are ready. */

4
src/cpu/checker/cpu.hh
View File

@@ -1,5 +1,5 @@
/*
* Copyright (c) 2011, 2016-2018 ARM Limited
* Copyright (c) 2011, 2016-2018, 2020 ARM Limited
* Copyright (c) 2013 Advanced Micro Devices, Inc.
* All rights reserved
*
@@ -595,7 +595,7 @@ class CheckerCPU : public BaseCPU, public ExecContext
void dumpAndExit();
ThreadContext *tcBase() override { return tc; }
ThreadContext *tcBase() const override { return tc; }
SimpleThread *threadBase() { return thread; }
InstResult unverifiedResult;

4
src/cpu/exec_context.hh
View File

@@ -1,5 +1,5 @@
/*
* Copyright (c) 2014, 2016-2018 ARM Limited
* Copyright (c) 2014, 2016-2018, 2020 ARM Limited
* All rights reserved
*
* The license below extends only to copyright in the software and shall
@@ -311,7 +311,7 @@ class ExecContext {
/** @} */
/** Returns a pointer to the ThreadContext. */
virtual ThreadContext *tcBase() = 0;
virtual ThreadContext *tcBase() const = 0;
/**
* @{

4
src/cpu/minor/exec_context.hh
View File

@@ -1,5 +1,5 @@
/*
* Copyright (c) 2011-2014, 2016-2018 ARM Limited
* Copyright (c) 2011-2014, 2016-2018, 2020 ARM Limited
* Copyright (c) 2013 Advanced Micro Devices, Inc.
* All rights reserved
*
@@ -390,7 +390,7 @@ class ExecContext : public ::ExecContext
thread.syscall(fault);
}
ThreadContext *tcBase() override { return thread.getTC(); }
ThreadContext *tcBase() const override { return thread.getTC(); }
/* @todo, should make stCondFailures persistent somewhere */
unsigned int readStCondFailures() const override { return 0; }

4
src/cpu/simple/exec_context.hh
View File

@@ -1,5 +1,5 @@
/*
* Copyright (c) 2014-2018 ARM Limited
* Copyright (c) 2014-2018, 2020 ARM Limited
* All rights reserved
*
* The license below extends only to copyright in the software and shall
@@ -505,7 +505,7 @@ class SimpleExecContext : public ExecContext {
}
/** Returns a pointer to the ThreadContext. */
ThreadContext *tcBase() override { return thread->getTC(); }
ThreadContext *tcBase() const override { return thread->getTC(); }
bool
readPredicate() const override