Merge zizzer:/z/m5/Bitkeeper/newmem
into zizzer.eecs.umich.edu:/.automount/zazzer/z/rdreslin/m5bk/newmem --HG-- extra : convert_revision : 8a8d7fe59610806015c8242a2f5eacf9afce7164
This commit is contained in:
10
src/mem/cache/base_cache.cc
vendored
10
src/mem/cache/base_cache.cc
vendored
@@ -71,6 +71,11 @@ BaseCache::CachePort::deviceBlockSize()
|
||||
bool
|
||||
BaseCache::CachePort::recvTiming(Packet *pkt)
|
||||
{
|
||||
if (blocked)
|
||||
{
|
||||
mustSendRetry = true;
|
||||
return false;
|
||||
}
|
||||
return cache->doTimingAccess(pkt, this, isCpuSide);
|
||||
}
|
||||
|
||||
@@ -95,6 +100,11 @@ BaseCache::CachePort::setBlocked()
|
||||
void
|
||||
BaseCache::CachePort::clearBlocked()
|
||||
{
|
||||
if (mustSendRetry)
|
||||
{
|
||||
mustSendRetry = false;
|
||||
sendRetry();
|
||||
}
|
||||
blocked = false;
|
||||
}
|
||||
|
||||
|
||||
2
src/mem/cache/base_cache.hh
vendored
2
src/mem/cache/base_cache.hh
vendored
@@ -105,6 +105,8 @@ class BaseCache : public MemObject
|
||||
|
||||
bool blocked;
|
||||
|
||||
bool mustSendRetry;
|
||||
|
||||
bool isCpuSide;
|
||||
};
|
||||
|
||||
|
||||
2
src/mem/cache/cache_impl.hh
vendored
2
src/mem/cache/cache_impl.hh
vendored
@@ -69,7 +69,7 @@ doTimingAccess(Packet *pkt, CachePort *cachePort, bool isCpuSide)
|
||||
else
|
||||
snoop(pkt);
|
||||
}
|
||||
return true; //Deal with blocking....
|
||||
return true;
|
||||
}
|
||||
|
||||
template<class TagStore, class Buffering, class Coherence>
|
||||
|
||||
Reference in New Issue
Block a user