derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM: Don't pretend to writeback registers in initiateAcc.

Browse Source
This commit is contained in:
Gabe Black
2010-10-22 00:22:59 -07:00
parent 45aebaccde
commit bc49381287
1 changed files with 0 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
src/arch/arm/isa/templates/mem.isa
View File

@@ -131,10 +131,6 @@ def template SwapInitiateAcc {{
fault = xc->write((uint%(mem_acc_size)d_t&)Mem, EA,
memAccessFlags, &memData);
}
if (fault == NoFault) {
%(op_wb)s;
}
} else {
xc->setPredicate(false);
}
@@ -393,11 +389,6 @@ def template StoreExInitiateAcc {{
fault = xc->write((uint%(mem_acc_size)d_t&)Mem, EA,
memAccessFlags, NULL);
}
// Need to write back any potential address register update
if (fault == NoFault) {
%(op_wb)s;
}
} else {
xc->setPredicate(false);
}
@@ -431,11 +422,6 @@ def template StoreInitiateAcc {{
fault = xc->write((uint%(mem_acc_size)d_t&)Mem, EA,
memAccessFlags, NULL);
}
// Need to write back any potential address register update
if (fault == NoFault) {
%(op_wb)s;
}
} else {
xc->setPredicate(false);
}
@@ -473,11 +459,6 @@ def template NeonStoreInitiateAcc {{
fault = xc->writeBytes(memUnion.bytes, %(size)d, EA,
memAccessFlags, NULL);
}
// Need to write back any potential address register update
if (fault == NoFault) {
%(op_wb)s;
}
}
if (fault == NoFault && machInst.itstateMask != 0 &&