Changes neccesary to support full system coherence on the first level of caches with a event based bus

-Change how the blocking is implemented
-Update coherence policy state table to include sotware prefetches and DMA requests

--HG--
extra : convert_revision : 80f37dc1c7221b684888e859b534d008c578669c
This commit is contained in:
Ron Dreslinski
2005-01-17 14:57:26 -05:00
parent 3edc239c13
commit 93146bc81a

Diff Content Not Available