cpu: Add recursion for DTB entry generation inside BaseCPU
Change-Id: Ice93b67ee44a1228120f8a63ad5b9d952f813c70 Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/35556 Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com> Tested-by: kokoro <noreply+kokoro@google.com>
This commit is contained in:
@@ -301,6 +301,12 @@ class BaseCPU(ClockedObject):
|
||||
|
||||
yield cpus_node
|
||||
|
||||
# Generate nodes from the BaseCPU children (hence under the root node,
|
||||
# and don't add them as subnode). Please note: this is mainly needed
|
||||
# for the ISA class, to generate the PMU entry in the DTB.
|
||||
for child_node in self.recurseDeviceTree(state):
|
||||
yield child_node
|
||||
|
||||
def __init__(self, **kwargs):
|
||||
super(BaseCPU, self).__init__(**kwargs)
|
||||
self.power_state.possible_states=['ON', 'CLK_GATED', 'OFF']
|
||||
|
||||
Reference in New Issue
Block a user