derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arch-riscv: Simplify the rev8 and brev8 instructions

Browse Source 
These mnemonic of instructions should not have 'rv32_' prefix

Change-Id: Ic072ba8b84e5a51be060e5d7ca16dd913c318957
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/70599
Reviewed-by: Yu-hsin Wang <yuhsingw@google.com>
Maintainer: Jason Lowe-Power <power.jg@gmail.com>
Tested-by: kokoro <noreply+kokoro@google.com>
This commit is contained in:
Roger Chang
2023-05-13 23:04:46 +08:00
parent 4dccd7dd6c
commit 5fa81af8c6
1 changed files with 18 additions and 38 deletions
Download Patch File Download Diff File Expand all files Collapse all files

56
src/arch/riscv/isa/decoder.isa
View File

@@ -667,44 +667,24 @@ decode QUADRANT default Unknown::unknown() {
| (Rs1 << ((xlen - imm) & (xlen - 1))));
}}, imm_type = uint64_t, imm_code = {{ imm = SHAMT6; }});
0xd: decode RS2 {
0x18: decode BIT25 {
0x0: rv32_rev8({{
uint32_t result = 0;
result |=
((Rs1_uw & 0xffUL) << 24)
| (((Rs1_uw >> 24) & 0xffUL));
result |=
(((Rs1_uw >> 8) & 0xffUL) << 16)
| (((Rs1_uw >> 16) & 0xffUL) << 8);
Rd = rvSext(result);
}},
imm_type = uint64_t, imm_code = {{ imm = SHAMT5; }});
0x1: rev8({{
uint64_t result = 0;
result |=
((Rs1 & 0xffULL) << 56)
| (((Rs1 >> 56) & 0xffULL));
result |=
(((Rs1 >> 8) & 0xffULL) << 48)
| (((Rs1 >> 48) & 0xffULL) << 8);
result |=
(((Rs1 >> 16) & 0xffULL) << 40)
| (((Rs1 >> 40) & 0xffULL) << 16);
result |=
(((Rs1 >> 24) & 0xffULL) << 32)
| (((Rs1 >> 32) & 0xffULL) << 24);
Rd = result;
}},
imm_type = uint64_t, imm_code = {{ imm = SHAMT6; }});
}
0x07: decode RVTYPE {
0x0: rv32_brev8({{
Rd_sw = _rvk_emu_brev8_32(Rs1_sw);
}}, imm_code = {{ imm = SHAMT5; }});
0x1: brev8({{
Rd = _rvk_emu_brev8_64(Rs1);
}}, imm_code = {{ imm = SHAMT6; }});
}
0x18: ROp::rev8({{
if (rvSelect((bool)SHAMT6BIT5, false)) {
return std::make_shared<IllegalInstFault>(
"shmat[5] != 0", machInst);
}
if (machInst.rv_type == RV32) {
Rd_sd = _rvk_emu_grev_32(Rs1_sd, 0x18);
} else {
Rd_sd = _rvk_emu_grev_64(Rs1_sd, 0x38);
}
}});
0x07: ROp::brev8({{
if (machInst.rv_type == RV32) {
Rd_sd = _rvk_emu_brev8_32(Rs1_sd);
} else {
Rd_sd = _rvk_emu_brev8_64(Rs1_sd);
}
}});
}
}
0x6: ori({{