mem-cache: Remove unused return value from the recvTimingReq func
The recvTimingReq function in the cache always returns true. This changeset removes the return value. Change-Id: I00dddca65ee7224ecfa579ea5195c841dac02972 Reviewed-on: https://gem5-review.googlesource.com/8289 Maintainer: Nikos Nikoleris <nikos.nikoleris@arm.com> Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br>
This commit is contained in:
16
src/mem/cache/cache.cc
vendored
16
src/mem/cache/cache.cc
vendored
@@ -648,7 +648,7 @@ Cache::promoteWholeLineWrites(PacketPtr pkt)
|
||||
}
|
||||
}
|
||||
|
||||
bool
|
||||
void
|
||||
Cache::recvTimingReq(PacketPtr pkt)
|
||||
{
|
||||
DPRINTF(CacheTags, "%s tags:\n%s\n", __func__, tags->print());
|
||||
@@ -660,7 +660,7 @@ Cache::recvTimingReq(PacketPtr pkt)
|
||||
// @todo This should really enqueue the packet rather
|
||||
bool M5_VAR_USED success = memSidePort->sendTimingReq(pkt);
|
||||
assert(success);
|
||||
return true;
|
||||
return;
|
||||
}
|
||||
|
||||
promoteWholeLineWrites(pkt);
|
||||
@@ -730,7 +730,7 @@ Cache::recvTimingReq(PacketPtr pkt)
|
||||
// and we have already sent out any express snoops in the
|
||||
// section above to ensure all other copies in the system are
|
||||
// invalidated
|
||||
return true;
|
||||
return;
|
||||
}
|
||||
|
||||
// anything that is merely forwarded pays for the forward latency and
|
||||
@@ -976,8 +976,6 @@ Cache::recvTimingReq(PacketPtr pkt)
|
||||
|
||||
if (next_pf_time != MaxTick)
|
||||
schedMemSideSendEvent(next_pf_time);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
PacketPtr
|
||||
@@ -2770,13 +2768,11 @@ Cache::CpuSidePort::recvTimingReq(PacketPtr pkt)
|
||||
assert(!cache->system->bypassCaches());
|
||||
|
||||
// always let express snoop packets through if even if blocked
|
||||
if (pkt->isExpressSnoop()) {
|
||||
bool M5_VAR_USED bypass_success = cache->recvTimingReq(pkt);
|
||||
assert(bypass_success);
|
||||
if (pkt->isExpressSnoop() || tryTiming(pkt)) {
|
||||
cache->recvTimingReq(pkt);
|
||||
return true;
|
||||
}
|
||||
|
||||
return tryTiming(pkt) && cache->recvTimingReq(pkt);
|
||||
return false;
|
||||
}
|
||||
|
||||
Tick
|
||||
|
||||
3
src/mem/cache/cache.hh
vendored
3
src/mem/cache/cache.hh
vendored
@@ -350,9 +350,8 @@ class Cache : public BaseCache
|
||||
/**
|
||||
* Performs the access specified by the request.
|
||||
* @param pkt The request to perform.
|
||||
* @return The result of the access.
|
||||
*/
|
||||
bool recvTimingReq(PacketPtr pkt);
|
||||
void recvTimingReq(PacketPtr pkt);
|
||||
|
||||
/**
|
||||
* Insert writebacks into the write buffer
|
||||
|
||||
Reference in New Issue
Block a user