derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arch-arm: Mark gem5 pseudo-ops with IsPseudo flag

Browse Source 
Change-Id: I9c8a146d73596597f28cdeca22ad7b7b01b381a7
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
This commit is contained in:
Giacomo Travaglini
2023-09-22 16:00:04 +01:00
parent a3b1bfdbf0
commit 3f925c4084
1 changed files with 5 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/arch/arm/isa/insts/m5ops.isa
View File

@@ -1,5 +1,5 @@
//
// Copyright (c) 2010, 2012-2013 ARM Limited
// Copyright (c) 2010, 2012-2013, 2023 Arm Limited
// All rights reserved
//
// The license below extends only to copyright in the software and shall
@@ -47,7 +47,8 @@ let {{
{ "code": gem5OpCode % "RegABI64" +
'X0 = ret;',
"predicate_test": predicateTest },
[ "IsNonSpeculative", "IsUnverifiable" ]);
[ "IsNonSpeculative", "IsUnverifiable",
"IsPseudo" ]);
header_output += BasicDeclare.subst(gem5OpIop)
decoder_output += BasicConstructor.subst(gem5OpIop)
exec_output += PredOpExecute.subst(gem5OpIop)
@@ -57,7 +58,8 @@ let {{
'R0 = bits(ret, 31, 0);\n' + \
'R1 = bits(ret, 63, 32);',
"predicate_test": predicateTest },
[ "IsNonSpeculative", "IsUnverifiable" ]);
[ "IsNonSpeculative", "IsUnverifiable",
"IsPseudo" ]);
header_output += BasicDeclare.subst(gem5OpIop)
decoder_output += BasicConstructor.subst(gem5OpIop)
exec_output += PredOpExecute.subst(gem5OpIop)