derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ruby: remove unused label no_vector

Browse Source
This commit is contained in:
Nilay Vaish
2014-01-17 11:02:15 -06:00
parent fc6d1f3399
commit 37433d91a3
4 changed files with 16 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/mem/protocol/MESI_Two_Level-dma.sm
View File

@@ -32,8 +32,8 @@ machine(DMA, "DMA Controller")
Cycles request_latency = 6
{
MessageBuffer responseFromDir, network="From", virtual_network="1", ordered="true", vnet_type="response", no_vector="true";
MessageBuffer reqToDirectory, network="To", virtual_network="0", ordered="false", vnet_type="request", no_vector="true";
MessageBuffer responseFromDir, network="From", virtual_network="1", ordered="true", vnet_type="response";
MessageBuffer reqToDirectory, network="To", virtual_network="0", ordered="false", vnet_type="request";
state_declaration(State, desc="DMA states", default="DMA_State_READY") {
READY, AccessPermission:Invalid, desc="Ready to accept a new request";
@@ -53,8 +53,8 @@ machine(DMA, "DMA Controller")
void dataCallback(DataBlock);
}
MessageBuffer mandatoryQueue, ordered="false", no_vector="true";
State cur_state, no_vector="true";
MessageBuffer mandatoryQueue, ordered="false";
State cur_state;
State getState(Address addr) {
return cur_state;

8
src/mem/protocol/MI_example-dma.sm
View File

@@ -32,8 +32,8 @@ machine(DMA, "DMA Controller")
Cycles request_latency = 6
{
MessageBuffer responseFromDir, network="From", virtual_network="1", ordered="true", vnet_type="response", no_vector="true";
MessageBuffer reqToDirectory, network="To", virtual_network="0", ordered="false", vnet_type="request", no_vector="true";
MessageBuffer responseFromDir, network="From", virtual_network="1", ordered="true", vnet_type="response";
MessageBuffer reqToDirectory, network="To", virtual_network="0", ordered="false", vnet_type="request";
state_declaration(State, desc="DMA states", default="DMA_State_READY") {
READY, AccessPermission:Invalid, desc="Ready to accept a new request";
@@ -48,8 +48,8 @@ machine(DMA, "DMA Controller")
Ack, desc="DMA write to memory completed";
}
MessageBuffer mandatoryQueue, ordered="false", no_vector="true";
State cur_state, no_vector="true";
MessageBuffer mandatoryQueue, ordered="false";
State cur_state;
State getState(Address addr) {
return cur_state;

8
src/mem/protocol/MOESI_CMP_token-dma.sm
View File

@@ -32,8 +32,8 @@ machine(DMA, "DMA Controller")
Cycles request_latency = 6
{
MessageBuffer responseFromDir, network="From", virtual_network="5", ordered="true", vnet_type="response", no_vector="true";
MessageBuffer reqToDirectory, network="To", virtual_network="0", ordered="false", vnet_type="request", no_vector="true";
MessageBuffer responseFromDir, network="From", virtual_network="5", ordered="true", vnet_type="response";
MessageBuffer reqToDirectory, network="To", virtual_network="0", ordered="false", vnet_type="request";
state_declaration(State, desc="DMA states", default="DMA_State_READY") {
READY, AccessPermission:Invalid, desc="Ready to accept a new request";
@@ -53,8 +53,8 @@ machine(DMA, "DMA Controller")
void dataCallback(DataBlock);
}
MessageBuffer mandatoryQueue, ordered="false", no_vector="true";
State cur_state, no_vector="true";
MessageBuffer mandatoryQueue, ordered="false";
State cur_state;
State getState(Address addr) {
return cur_state;

8
src/mem/protocol/MOESI_hammer-dma.sm
View File

@@ -32,8 +32,8 @@ machine(DMA, "DMA Controller")
Cycles request_latency = 6
{
MessageBuffer responseFromDir, network="From", virtual_network="1", ordered="true", vnet_type="response", no_vector="true";
MessageBuffer reqToDirectory, network="To", virtual_network="0", ordered="false", vnet_type="request", no_vector="true";
MessageBuffer responseFromDir, network="From", virtual_network="1", ordered="true", vnet_type="response";
MessageBuffer reqToDirectory, network="To", virtual_network="0", ordered="false", vnet_type="request";
state_declaration(State,
desc="DMA states",
@@ -50,8 +50,8 @@ machine(DMA, "DMA Controller")
Ack, desc="DMA write to memory completed";
}
MessageBuffer mandatoryQueue, ordered="false", no_vector="true";
State cur_state, no_vector="true";
MessageBuffer mandatoryQueue, ordered="false";
State cur_state;
State getState(Address addr) {
return cur_state;