Logo
Explore Help
Sign In
derek/DRAMSys
1
0
Fork 0
You've already forked DRAMSys
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
dbb6636c5a40e4cb7deab0f2b1f8a2a3d0a55241
DRAMSys/tests/tests_regression
History
Derek Christ dbb6636c5a Fix LPDDR4 and LPDDR5 regression tests
2025-02-26 17:10:11 +01:00
..
DDR3
Have a one cycle END_RESP delay in the standard initiator
2025-01-24 14:43:06 +01:00
DDR4
Have a one cycle END_RESP delay in the standard initiator
2025-01-24 14:43:06 +01:00
DDR5
Have a one cycle END_RESP delay in the standard initiator
2025-01-24 14:43:06 +01:00
HBM2
Implement tCCDR for HBM2 and fix bug with SID
2025-02-21 14:18:30 +01:00
HBM3
Merge branch 'feat/hbm3_sid' into 'develop'
2025-01-28 09:04:16 +00:00
LPDDR4
Fix LPDDR4 and LPDDR5 regression tests
2025-02-26 17:10:11 +01:00
LPDDR5
Fix LPDDR4 and LPDDR5 regression tests
2025-02-26 17:10:11 +01:00
CMakeLists.txt
Remove unnecessary project() calls
2024-12-20 17:40:15 +01:00
Powered by Gitea Version: 1.25.4 Page: 113ms Template: 7ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API