derek/DRAMSys
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

improvements

Browse Source
This commit is contained in:
Éder F. Zulian
2018-11-08 17:55:00 +01:00
parent 3bd9082650
commit f3f7646be3
7 changed files with 19876 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
DRAMSys/gem5/gem5_se/almabench/almabench.log Normal file
View File

@@ -0,0 +1,13 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 compiled Oct 11 2018 11:41:41
gem5 started Nov 8 2018 17:18:25
gem5 executing on botanix, pid 6721
command line: build/ARM/gem5.opt -d se_output_2018.11.08-17.18.24/almabench configs/example/arm/starter_se.py --cpu=hpi --num-cores=1 --mem-channels=1 --tlm-memory=transactor /home/eder/gem5_tnt/benchmarks/test-suite/SingleSource/Benchmarks/CoyoteBench/almabench
info: Standard input is not a terminal, disabling listeners.
info: 1. command and arguments: ['/home/eder/gem5_tnt/benchmarks/test-suite/SingleSource/Benchmarks/CoyoteBench/almabench']
Global frequency set at 1000000000000 ticks per second
fatal: Can't find port handler type 'tlm_slave'
Memory Usage: 285396 KBytes

6731
DRAMSys/gem5/gem5_se/almabench/config.dot Normal file
View File

File diff suppressed because it is too large Load Diff

BIN
DRAMSys/gem5/gem5_se/almabench/config.dot.pdf Normal file
View File

Binary file not shown.

301
DRAMSys/gem5/gem5_se/almabench/config.dot.svg Normal file
View File

@@ -0,0 +1,301 @@
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
"http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
-->
<!-- Title: G Pages: 1 -->
<svg width="984pt" height="1016pt"
viewBox="0.00 0.00 984.00 1016.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1012)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-1012 980,-1012 980,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 956,-8 956,-8 962,-8 968,-14 968,-20 968,-20 968,-988 968,-988 968,-994 962,-1000 956,-1000 956,-1000 20,-1000 20,-1000 14,-1000 8,-994 8,-988 8,-988 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="488" y="-984.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="488" y="-969.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;false&#10;kernel_extras&#61;&#10;load_addr_mask&#61;18446744073709551615&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;0:2147483647:0:0:0:0&#10;memories&#61;system.physmem&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 948,-16 948,-16 954,-16 960,-22 960,-28 960,-28 960,-942 960,-942 960,-948 954,-954 948,-954 948,-954 28,-954 28,-954 22,-954 16,-948 16,-942 16,-942 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="488" y="-938.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="488" y="-923.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleSeSystem</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M247,-155C247,-155 371,-155 371,-155 377,-155 383,-161 383,-167 383,-167 383,-234 383,-234 383,-240 377,-246 371,-246 371,-246 247,-246 247,-246 241,-246 235,-240 235,-234 235,-234 235,-167 235,-167 235,-161 241,-155 247,-155"/>
<text text-anchor="middle" x="309" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="309" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust8" class="cluster"><title>cluster_system_cpu_cluster</title>
<g id="a_clust8"><a xlink:title="eventq_index&#61;0&#10;thermal_domain&#61;Null">
<path fill="#bab6ae" stroke="#000000" d="M140,-278C140,-278 940,-278 940,-278 946,-278 952,-284 952,-290 952,-290 952,-896 952,-896 952,-902 946,-908 940,-908 940,-908 140,-908 140,-908 134,-908 128,-902 128,-896 128,-896 128,-290 128,-290 128,-284 134,-278 140,-278"/>
<text text-anchor="middle" x="540" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_cluster </text>
<text text-anchor="middle" x="540" y="-877.8" font-family="Arial" font-size="14.00" fill="#000000">: CpuCluster</text>
</a>
</g>
</g>
<g id="clust9" class="cluster"><title>cluster_system_cpu_cluster_toL2Bus</title>
<g id="a_clust9"><a xlink:title="clk_domain&#61;system.cpu_cluster.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.cpu_cluster.toL2Bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;64">
<path fill="#6f798c" stroke="#000000" d="M463,-417C463,-417 587,-417 587,-417 593,-417 599,-423 599,-429 599,-429 599,-496 599,-496 599,-502 593,-508 587,-508 587,-508 463,-508 463,-508 457,-508 451,-502 451,-496 451,-496 451,-429 451,-429 451,-423 457,-417 463,-417"/>
<text text-anchor="middle" x="525" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="525" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_cpu_cluster_l2</title>
<g id="a_clust12"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;16&#10;clk_domain&#61;system.cpu_cluster.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;13&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu_cluster.l2.replacement_policy&#10;response_latency&#61;5&#10;sequential_access&#61;false&#10;size&#61;1048576&#10;system&#61;system&#10;tag_latency&#61;13&#10;tags&#61;system.cpu_cluster.l2.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;16&#10;writeback_clean&#61;false">
<path fill="#9f9c95" stroke="#000000" d="M338,-286C338,-286 506,-286 506,-286 512,-286 518,-292 518,-298 518,-298 518,-365 518,-365 518,-371 512,-377 506,-377 506,-377 338,-377 338,-377 332,-377 326,-371 326,-365 326,-365 326,-298 326,-298 326,-292 332,-286 338,-286"/>
<text text-anchor="middle" x="422" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="422" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: HPI_L2</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_cpu_cluster_cpus</title>
<g id="a_clust16"><a xlink:title="branchPred&#61;system.cpu_cluster.cpus.branchPred&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_cluster.clk_domain&#10;cpu_id&#61;0&#10;decodeCycleInput&#61;true&#10;decodeInputBufferSize&#61;3&#10;decodeInputWidth&#61;2&#10;decodeToExecuteForwardDelay&#61;1&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu_cluster.cpus.dstage2_mmu&#10;dtb&#61;system.cpu_cluster.cpus.dtb&#10;enableIdling&#61;true&#10;eventq_index&#61;0&#10;executeAllowEarlyMemoryIssue&#61;true&#10;executeBranchDelay&#61;1&#10;executeCommitLimit&#61;2&#10;executeCycleInput&#61;true&#10;executeFuncUnits&#61;system.cpu_cluster.cpus.executeFuncUnits&#10;executeInputBufferSize&#61;7&#10;executeInputWidth&#61;2&#10;executeIssueLimit&#61;2&#10;executeLSQMaxStoreBufferStoresPerCycle&#61;2&#10;executeLSQRequestsQueueSize&#61;1&#10;executeLSQStoreBufferSize&#61;5&#10;executeLSQTransfersQueueSize&#61;2&#10;executeMaxAccessesInMemory&#61;2&#10;executeMemoryCommitLimit&#61;1&#10;executeMemoryIssueLimit&#61;1&#10;executeMemoryWidth&#61;0&#10;executeSetTraceTimeOnCommit&#61;true&#10;executeSetTraceTimeOnIssue&#61;false&#10;fetch1FetchLimit&#61;1&#10;fetch1LineSnapWidth&#61;0&#10;fetch1LineWidth&#61;0&#10;fetch1ToFetch2BackwardDelay&#61;1&#10;fetch1ToFetch2ForwardDelay&#61;1&#10;fetch2CycleInput&#61;true&#10;fetch2InputBufferSize&#61;2&#10;fetch2ToDecodeForwardDelay&#61;1&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu_cluster.cpus.interrupts&#10;isa&#61;system.cpu_cluster.cpus.isa&#10;istage2_mmu&#61;system.cpu_cluster.cpus.istage2_mmu&#10;itb&#61;system.cpu_cluster.cpus.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;simpoint_start_insts&#61;&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;threadPolicy&#61;RoundRobin&#10;tracer&#61;system.cpu_cluster.cpus.tracer&#10;wait_for_remote_gdb&#61;false&#10;workload&#61;system.cpu_cluster.cpus.workload">
<path fill="#bbc6d9" stroke="#000000" d="M148,-540C148,-540 932,-540 932,-540 938,-540 944,-546 944,-552 944,-552 944,-850 944,-850 944,-856 938,-862 932,-862 932,-862 148,-862 148,-862 142,-862 136,-856 136,-850 136,-850 136,-552 136,-552 136,-546 142,-540 148,-540"/>
<text text-anchor="middle" x="540" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpus </text>
<text text-anchor="middle" x="540" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: HPI</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu_cluster_cpus_dtb_walker_cache</title>
<g id="a_clust17"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_cluster.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu_cluster.cpus.dtb_walker_cache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu_cluster.cpus.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;16&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M756,-548C756,-548 924,-548 924,-548 930,-548 936,-554 936,-560 936,-560 936,-627 936,-627 936,-633 930,-639 924,-639 924,-639 756,-639 756,-639 750,-639 744,-633 744,-627 744,-627 744,-560 744,-560 744,-554 750,-548 756,-548"/>
<text text-anchor="middle" x="840" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="840" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: HPI_WalkCache</text>
</a>
</g>
</g>
<g id="clust20" class="cluster"><title>cluster_system_cpu_cluster_cpus_icache</title>
<g id="a_clust20"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_cluster.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;1&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu_cluster.cpus.icache.replacement_policy&#10;response_latency&#61;1&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;1&#10;tags&#61;system.cpu_cluster.cpus.icache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M356,-548C356,-548 524,-548 524,-548 530,-548 536,-554 536,-560 536,-560 536,-627 536,-627 536,-633 530,-639 524,-639 524,-639 356,-639 356,-639 350,-639 344,-633 344,-627 344,-627 344,-560 344,-560 344,-554 350,-548 356,-548"/>
<text text-anchor="middle" x="440" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="440" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: HPI_ICache</text>
</a>
</g>
</g>
<g id="clust23" class="cluster"><title>cluster_system_cpu_cluster_cpus_dtb</title>
<g id="a_clust23"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;256&#10;sys&#61;system&#10;walker&#61;system.cpu_cluster.cpus.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M734,-671C734,-671 854,-671 854,-671 860,-671 866,-677 866,-683 866,-683 866,-804 866,-804 866,-810 860,-816 854,-816 854,-816 734,-816 734,-816 728,-816 722,-810 722,-804 722,-804 722,-683 722,-683 722,-677 728,-671 734,-671"/>
<text text-anchor="middle" x="794" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="794" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: HPI_DTB</text>
</a>
</g>
</g>
<g id="clust24" class="cluster"><title>cluster_system_cpu_cluster_cpus_dtb_walker</title>
<g id="a_clust24"><a xlink:title="clk_domain&#61;system.cpu_cluster.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M742,-679C742,-679 846,-679 846,-679 852,-679 858,-685 858,-691 858,-691 858,-758 858,-758 858,-764 852,-770 846,-770 846,-770 742,-770 742,-770 736,-770 730,-764 730,-758 730,-758 730,-691 730,-691 730,-685 736,-679 742,-679"/>
<text text-anchor="middle" x="794" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="794" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust26" class="cluster"><title>cluster_system_cpu_cluster_cpus_itb_walker_cache</title>
<g id="a_clust26"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_cluster.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu_cluster.cpus.itb_walker_cache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu_cluster.cpus.itb_walker_cache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;16&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M556,-548C556,-548 724,-548 724,-548 730,-548 736,-554 736,-560 736,-560 736,-627 736,-627 736,-633 730,-639 724,-639 724,-639 556,-639 556,-639 550,-639 544,-633 544,-627 544,-627 544,-560 544,-560 544,-554 550,-548 556,-548"/>
<text text-anchor="middle" x="640" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="640" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: HPI_WalkCache</text>
</a>
</g>
</g>
<g id="clust29" class="cluster"><title>cluster_system_cpu_cluster_cpus_itb</title>
<g id="a_clust29"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;256&#10;sys&#61;system&#10;walker&#61;system.cpu_cluster.cpus.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M529,-671C529,-671 649,-671 649,-671 655,-671 661,-677 661,-683 661,-683 661,-804 661,-804 661,-810 655,-816 649,-816 649,-816 529,-816 529,-816 523,-816 517,-810 517,-804 517,-804 517,-683 517,-683 517,-677 523,-671 529,-671"/>
<text text-anchor="middle" x="589" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="589" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: HPI_ITB</text>
</a>
</g>
</g>
<g id="clust30" class="cluster"><title>cluster_system_cpu_cluster_cpus_itb_walker</title>
<g id="a_clust30"><a xlink:title="clk_domain&#61;system.cpu_cluster.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M537,-679C537,-679 641,-679 641,-679 647,-679 653,-685 653,-691 653,-691 653,-758 653,-758 653,-764 647,-770 641,-770 641,-770 537,-770 537,-770 531,-770 525,-764 525,-758 525,-758 525,-691 525,-691 525,-685 531,-679 537,-679"/>
<text text-anchor="middle" x="589" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="589" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust38" class="cluster"><title>cluster_system_cpu_cluster_cpus_dcache</title>
<g id="a_clust38"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_cluster.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;1&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;system.cpu_cluster.cpus.dcache.prefetcher&#10;replacement_policy&#61;system.cpu_cluster.cpus.dcache.replacement_policy&#10;response_latency&#61;1&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;1&#10;tags&#61;system.cpu_cluster.cpus.dcache.tags&#10;tgts_per_mshr&#61;8&#10;warmup_percentage&#61;0&#10;write_buffers&#61;4&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M156,-548C156,-548 324,-548 324,-548 330,-548 336,-554 336,-560 336,-560 336,-627 336,-627 336,-633 330,-639 324,-639 324,-639 156,-639 156,-639 150,-639 144,-633 144,-627 144,-627 144,-560 144,-560 144,-554 150,-548 156,-548"/>
<text text-anchor="middle" x="240" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="240" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: HPI_DCache</text>
</a>
</g>
</g>
<g id="clust557" class="cluster"><title>cluster_system_external_memory</title>
<g id="a_clust557"><a xlink:title="addr_ranges&#61;0:2147483647:0:0:0:0&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;port_data&#61;transactor&#10;port_type&#61;tlm_slave&#10;power_model&#61;">
<path fill="#bab6ae" stroke="#000000" d="M292,-24C292,-24 398,-24 398,-24 404,-24 410,-30 410,-36 410,-36 410,-103 410,-103 410,-109 404,-115 398,-115 398,-115 292,-115 292,-115 286,-115 280,-109 280,-103 280,-103 280,-36 280,-36 280,-30 286,-24 292,-24"/>
<text text-anchor="middle" x="345" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">external_memory </text>
<text text-anchor="middle" x="345" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: ExternalSlave</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M36.5,-294.5C36.5,-294.5 107.5,-294.5 107.5,-294.5 113.5,-294.5 119.5,-300.5 119.5,-306.5 119.5,-306.5 119.5,-318.5 119.5,-318.5 119.5,-324.5 113.5,-330.5 107.5,-330.5 107.5,-330.5 36.5,-330.5 36.5,-330.5 30.5,-330.5 24.5,-324.5 24.5,-318.5 24.5,-318.5 24.5,-306.5 24.5,-306.5 24.5,-300.5 30.5,-294.5 36.5,-294.5"/>
<text text-anchor="middle" x="72" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M255,-163.5C255,-163.5 285,-163.5 285,-163.5 291,-163.5 297,-169.5 297,-175.5 297,-175.5 297,-187.5 297,-187.5 297,-193.5 291,-199.5 285,-199.5 285,-199.5 255,-199.5 255,-199.5 249,-199.5 243,-193.5 243,-187.5 243,-187.5 243,-175.5 243,-175.5 243,-169.5 249,-163.5 255,-163.5"/>
<text text-anchor="middle" x="270" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M98.2929,-294.37C133.5,-271.432 196.05,-230.68 235.151,-205.205"/>
<polygon fill="black" stroke="black" points="237.13,-208.092 243.598,-199.701 233.309,-202.227 237.13,-208.092"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M327,-163.5C327,-163.5 363,-163.5 363,-163.5 369,-163.5 375,-169.5 375,-175.5 375,-175.5 375,-187.5 375,-187.5 375,-193.5 369,-199.5 363,-199.5 363,-199.5 327,-199.5 327,-199.5 321,-199.5 315,-193.5 315,-187.5 315,-187.5 315,-175.5 315,-175.5 315,-169.5 321,-163.5 327,-163.5"/>
<text text-anchor="middle" x="345" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_external_memory_port -->
<g id="node20" class="node"><title>system_external_memory_port</title>
<path fill="#94918b" stroke="#000000" d="M330,-32.5C330,-32.5 360,-32.5 360,-32.5 366,-32.5 372,-38.5 372,-44.5 372,-44.5 372,-56.5 372,-56.5 372,-62.5 366,-68.5 360,-68.5 360,-68.5 330,-68.5 330,-68.5 324,-68.5 318,-62.5 318,-56.5 318,-56.5 318,-44.5 318,-44.5 318,-38.5 324,-32.5 330,-32.5"/>
<text text-anchor="middle" x="345" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_external_memory_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_external_memory_port</title>
<path fill="none" stroke="black" d="M345,-163.37C345,-141.781 345,-104.412 345,-78.852"/>
<polygon fill="black" stroke="black" points="348.5,-78.701 345,-68.7011 341.5,-78.7011 348.5,-78.701"/>
</g>
<!-- system_cpu_cluster_toL2Bus_master -->
<g id="node4" class="node"><title>system_cpu_cluster_toL2Bus_master</title>
<path fill="#586070" stroke="#000000" d="M543,-425.5C543,-425.5 579,-425.5 579,-425.5 585,-425.5 591,-431.5 591,-437.5 591,-437.5 591,-449.5 591,-449.5 591,-455.5 585,-461.5 579,-461.5 579,-461.5 543,-461.5 543,-461.5 537,-461.5 531,-455.5 531,-449.5 531,-449.5 531,-437.5 531,-437.5 531,-431.5 537,-425.5 543,-425.5"/>
<text text-anchor="middle" x="561" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_cpu_cluster_l2_cpu_side -->
<g id="node7" class="node"><title>system_cpu_cluster_l2_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M345.5,-294.5C345.5,-294.5 396.5,-294.5 396.5,-294.5 402.5,-294.5 408.5,-300.5 408.5,-306.5 408.5,-306.5 408.5,-318.5 408.5,-318.5 408.5,-324.5 402.5,-330.5 396.5,-330.5 396.5,-330.5 345.5,-330.5 345.5,-330.5 339.5,-330.5 333.5,-324.5 333.5,-318.5 333.5,-318.5 333.5,-306.5 333.5,-306.5 333.5,-300.5 339.5,-294.5 345.5,-294.5"/>
<text text-anchor="middle" x="371" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_master&#45;&gt;system_cpu_cluster_l2_cpu_side -->
<g id="edge3" class="edge"><title>system_cpu_cluster_toL2Bus_master&#45;&gt;system_cpu_cluster_l2_cpu_side</title>
<path fill="none" stroke="black" d="M536.722,-425.485C531.95,-422.469 526.901,-419.499 522,-417 477.511,-394.316 456.636,-407.378 417,-377 403.958,-367.005 392.989,-352.318 385.036,-339.586"/>
<polygon fill="black" stroke="black" points="387.908,-337.567 379.793,-330.756 381.889,-341.142 387.908,-337.567"/>
</g>
<!-- system_cpu_cluster_toL2Bus_slave -->
<g id="node5" class="node"><title>system_cpu_cluster_toL2Bus_slave</title>
<path fill="#586070" stroke="#000000" d="M471,-425.5C471,-425.5 501,-425.5 501,-425.5 507,-425.5 513,-431.5 513,-437.5 513,-437.5 513,-449.5 513,-449.5 513,-455.5 507,-461.5 501,-461.5 501,-461.5 471,-461.5 471,-461.5 465,-461.5 459,-455.5 459,-449.5 459,-449.5 459,-437.5 459,-437.5 459,-431.5 465,-425.5 471,-425.5"/>
<text text-anchor="middle" x="486" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_cpu_cluster_l2_mem_side -->
<g id="node6" class="node"><title>system_cpu_cluster_l2_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M438,-294.5C438,-294.5 498,-294.5 498,-294.5 504,-294.5 510,-300.5 510,-306.5 510,-306.5 510,-318.5 510,-318.5 510,-324.5 504,-330.5 498,-330.5 498,-330.5 438,-330.5 438,-330.5 432,-330.5 426,-324.5 426,-318.5 426,-318.5 426,-306.5 426,-306.5 426,-300.5 432,-294.5 438,-294.5"/>
<text text-anchor="middle" x="468" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge4" class="edge"><title>system_cpu_cluster_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M445.243,-294.444C436.71,-288.627 426.721,-282.469 417,-278 370.351,-256.553 346.311,-277.797 306,-246 293.948,-236.494 285.242,-221.768 279.413,-208.889"/>
<polygon fill="black" stroke="black" points="282.585,-207.403 275.509,-199.518 276.124,-210.095 282.585,-207.403"/>
</g>
<!-- system_cpu_cluster_cpus_icache_port -->
<g id="node8" class="node"><title>system_cpu_cluster_cpus_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M355.5,-687.5C355.5,-687.5 422.5,-687.5 422.5,-687.5 428.5,-687.5 434.5,-693.5 434.5,-699.5 434.5,-699.5 434.5,-711.5 434.5,-711.5 434.5,-717.5 428.5,-723.5 422.5,-723.5 422.5,-723.5 355.5,-723.5 355.5,-723.5 349.5,-723.5 343.5,-717.5 343.5,-711.5 343.5,-711.5 343.5,-699.5 343.5,-699.5 343.5,-693.5 349.5,-687.5 355.5,-687.5"/>
<text text-anchor="middle" x="389" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_cluster_cpus_icache_cpu_side -->
<g id="node13" class="node"><title>system_cpu_cluster_cpus_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M363.5,-556.5C363.5,-556.5 414.5,-556.5 414.5,-556.5 420.5,-556.5 426.5,-562.5 426.5,-568.5 426.5,-568.5 426.5,-580.5 426.5,-580.5 426.5,-586.5 420.5,-592.5 414.5,-592.5 414.5,-592.5 363.5,-592.5 363.5,-592.5 357.5,-592.5 351.5,-586.5 351.5,-580.5 351.5,-580.5 351.5,-568.5 351.5,-568.5 351.5,-562.5 357.5,-556.5 363.5,-556.5"/>
<text text-anchor="middle" x="389" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_icache_port&#45;&gt;system_cpu_cluster_cpus_icache_cpu_side -->
<g id="edge5" class="edge"><title>system_cpu_cluster_cpus_icache_port&#45;&gt;system_cpu_cluster_cpus_icache_cpu_side</title>
<path fill="none" stroke="black" d="M389,-687.37C389,-665.781 389,-628.412 389,-602.852"/>
<polygon fill="black" stroke="black" points="392.5,-602.701 389,-592.701 385.5,-602.701 392.5,-602.701"/>
</g>
<!-- system_cpu_cluster_cpus_dcache_port -->
<g id="node9" class="node"><title>system_cpu_cluster_cpus_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M156,-687.5C156,-687.5 228,-687.5 228,-687.5 234,-687.5 240,-693.5 240,-699.5 240,-699.5 240,-711.5 240,-711.5 240,-717.5 234,-723.5 228,-723.5 228,-723.5 156,-723.5 156,-723.5 150,-723.5 144,-717.5 144,-711.5 144,-711.5 144,-699.5 144,-699.5 144,-693.5 150,-687.5 156,-687.5"/>
<text text-anchor="middle" x="192" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_cpu_side -->
<g id="node19" class="node"><title>system_cpu_cluster_cpus_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M163.5,-556.5C163.5,-556.5 214.5,-556.5 214.5,-556.5 220.5,-556.5 226.5,-562.5 226.5,-568.5 226.5,-568.5 226.5,-580.5 226.5,-580.5 226.5,-586.5 220.5,-592.5 214.5,-592.5 214.5,-592.5 163.5,-592.5 163.5,-592.5 157.5,-592.5 151.5,-586.5 151.5,-580.5 151.5,-580.5 151.5,-568.5 151.5,-568.5 151.5,-562.5 157.5,-556.5 163.5,-556.5"/>
<text text-anchor="middle" x="189" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_port&#45;&gt;system_cpu_cluster_cpus_dcache_cpu_side -->
<g id="edge6" class="edge"><title>system_cpu_cluster_cpus_dcache_port&#45;&gt;system_cpu_cluster_cpus_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M191.602,-687.37C191.1,-665.781 190.231,-628.412 189.636,-602.852"/>
<polygon fill="black" stroke="black" points="193.132,-602.617 189.4,-592.701 186.134,-602.78 193.132,-602.617"/>
</g>
<!-- system_cpu_cluster_cpus_dtb_walker_cache_mem_side -->
<g id="node10" class="node"><title>system_cpu_cluster_cpus_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M856,-556.5C856,-556.5 916,-556.5 916,-556.5 922,-556.5 928,-562.5 928,-568.5 928,-568.5 928,-580.5 928,-580.5 928,-586.5 922,-592.5 916,-592.5 916,-592.5 856,-592.5 856,-592.5 850,-592.5 844,-586.5 844,-580.5 844,-580.5 844,-568.5 844,-568.5 844,-562.5 850,-556.5 856,-556.5"/>
<text text-anchor="middle" x="886" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus_dtb_walker_cache_mem_side&#45;&gt;system_cpu_cluster_toL2Bus_slave -->
<g id="edge7" class="edge"><title>system_cpu_cluster_cpus_dtb_walker_cache_mem_side&#45;&gt;system_cpu_cluster_toL2Bus_slave</title>
<path fill="none" stroke="black" d="M865.35,-556.342C856.783,-550.144 846.42,-543.756 836,-540 704.032,-492.435 639.468,-584.677 522,-508 508.977,-499.499 500.167,-484.557 494.524,-471.301"/>
<polygon fill="black" stroke="black" points="497.661,-469.709 490.808,-461.629 491.127,-472.219 497.661,-469.709"/>
</g>
<!-- system_cpu_cluster_cpus_dtb_walker_cache_cpu_side -->
<g id="node11" class="node"><title>system_cpu_cluster_cpus_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M763.5,-556.5C763.5,-556.5 814.5,-556.5 814.5,-556.5 820.5,-556.5 826.5,-562.5 826.5,-568.5 826.5,-568.5 826.5,-580.5 826.5,-580.5 826.5,-586.5 820.5,-592.5 814.5,-592.5 814.5,-592.5 763.5,-592.5 763.5,-592.5 757.5,-592.5 751.5,-586.5 751.5,-580.5 751.5,-580.5 751.5,-568.5 751.5,-568.5 751.5,-562.5 757.5,-556.5 763.5,-556.5"/>
<text text-anchor="middle" x="789" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_icache_mem_side -->
<g id="node12" class="node"><title>system_cpu_cluster_cpus_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M456,-556.5C456,-556.5 516,-556.5 516,-556.5 522,-556.5 528,-562.5 528,-568.5 528,-568.5 528,-580.5 528,-580.5 528,-586.5 522,-592.5 516,-592.5 516,-592.5 456,-592.5 456,-592.5 450,-592.5 444,-586.5 444,-580.5 444,-580.5 444,-568.5 444,-568.5 444,-562.5 450,-556.5 456,-556.5"/>
<text text-anchor="middle" x="486" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus_icache_mem_side&#45;&gt;system_cpu_cluster_toL2Bus_slave -->
<g id="edge8" class="edge"><title>system_cpu_cluster_cpus_icache_mem_side&#45;&gt;system_cpu_cluster_toL2Bus_slave</title>
<path fill="none" stroke="black" d="M486,-556.37C486,-534.781 486,-497.412 486,-471.852"/>
<polygon fill="black" stroke="black" points="489.5,-471.701 486,-461.701 482.5,-471.701 489.5,-471.701"/>
</g>
<!-- system_cpu_cluster_cpus_dtb_walker_port -->
<g id="node14" class="node"><title>system_cpu_cluster_cpus_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M774,-687.5C774,-687.5 804,-687.5 804,-687.5 810,-687.5 816,-693.5 816,-699.5 816,-699.5 816,-711.5 816,-711.5 816,-717.5 810,-723.5 804,-723.5 804,-723.5 774,-723.5 774,-723.5 768,-723.5 762,-717.5 762,-711.5 762,-711.5 762,-699.5 762,-699.5 762,-693.5 768,-687.5 774,-687.5"/>
<text text-anchor="middle" x="789" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_dtb_walker_port&#45;&gt;system_cpu_cluster_cpus_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge"><title>system_cpu_cluster_cpus_dtb_walker_port&#45;&gt;system_cpu_cluster_cpus_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M789,-687.37C789,-665.781 789,-628.412 789,-602.852"/>
<polygon fill="black" stroke="black" points="792.5,-602.701 789,-592.701 785.5,-602.701 792.5,-602.701"/>
</g>
<!-- system_cpu_cluster_cpus_itb_walker_cache_mem_side -->
<g id="node15" class="node"><title>system_cpu_cluster_cpus_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M656,-556.5C656,-556.5 716,-556.5 716,-556.5 722,-556.5 728,-562.5 728,-568.5 728,-568.5 728,-580.5 728,-580.5 728,-586.5 722,-592.5 716,-592.5 716,-592.5 656,-592.5 656,-592.5 650,-592.5 644,-586.5 644,-580.5 644,-580.5 644,-568.5 644,-568.5 644,-562.5 650,-556.5 656,-556.5"/>
<text text-anchor="middle" x="686" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus_itb_walker_cache_mem_side&#45;&gt;system_cpu_cluster_toL2Bus_slave -->
<g id="edge10" class="edge"><title>system_cpu_cluster_cpus_itb_walker_cache_mem_side&#45;&gt;system_cpu_cluster_toL2Bus_slave</title>
<path fill="none" stroke="black" d="M663.499,-556.215C655.194,-550.443 645.489,-544.375 636,-540 588.209,-517.967 563.432,-540.446 522,-508 509.915,-498.536 501.207,-483.812 495.385,-470.925"/>
<polygon fill="black" stroke="black" points="498.557,-469.437 491.488,-461.545 492.093,-472.122 498.557,-469.437"/>
</g>
<!-- system_cpu_cluster_cpus_itb_walker_cache_cpu_side -->
<g id="node16" class="node"><title>system_cpu_cluster_cpus_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M563.5,-556.5C563.5,-556.5 614.5,-556.5 614.5,-556.5 620.5,-556.5 626.5,-562.5 626.5,-568.5 626.5,-568.5 626.5,-580.5 626.5,-580.5 626.5,-586.5 620.5,-592.5 614.5,-592.5 614.5,-592.5 563.5,-592.5 563.5,-592.5 557.5,-592.5 551.5,-586.5 551.5,-580.5 551.5,-580.5 551.5,-568.5 551.5,-568.5 551.5,-562.5 557.5,-556.5 563.5,-556.5"/>
<text text-anchor="middle" x="589" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus_itb_walker_port -->
<g id="node17" class="node"><title>system_cpu_cluster_cpus_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M574,-687.5C574,-687.5 604,-687.5 604,-687.5 610,-687.5 616,-693.5 616,-699.5 616,-699.5 616,-711.5 616,-711.5 616,-717.5 610,-723.5 604,-723.5 604,-723.5 574,-723.5 574,-723.5 568,-723.5 562,-717.5 562,-711.5 562,-711.5 562,-699.5 562,-699.5 562,-693.5 568,-687.5 574,-687.5"/>
<text text-anchor="middle" x="589" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus_itb_walker_port&#45;&gt;system_cpu_cluster_cpus_itb_walker_cache_cpu_side -->
<g id="edge11" class="edge"><title>system_cpu_cluster_cpus_itb_walker_port&#45;&gt;system_cpu_cluster_cpus_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M589,-687.37C589,-665.781 589,-628.412 589,-602.852"/>
<polygon fill="black" stroke="black" points="592.5,-602.701 589,-592.701 585.5,-602.701 592.5,-602.701"/>
</g>
<!-- system_cpu_cluster_cpus_dcache_mem_side -->
<g id="node18" class="node"><title>system_cpu_cluster_cpus_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M256,-556.5C256,-556.5 316,-556.5 316,-556.5 322,-556.5 328,-562.5 328,-568.5 328,-568.5 328,-580.5 328,-580.5 328,-586.5 322,-592.5 316,-592.5 316,-592.5 256,-592.5 256,-592.5 250,-592.5 244,-586.5 244,-580.5 244,-580.5 244,-568.5 244,-568.5 244,-562.5 250,-556.5 256,-556.5"/>
<text text-anchor="middle" x="286" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus_dcache_mem_side&#45;&gt;system_cpu_cluster_toL2Bus_slave -->
<g id="edge12" class="edge"><title>system_cpu_cluster_cpus_dcache_mem_side&#45;&gt;system_cpu_cluster_toL2Bus_slave</title>
<path fill="none" stroke="black" d="M312.558,-556.37C348.122,-533.432 411.303,-492.68 450.799,-467.205"/>
<polygon fill="black" stroke="black" points="452.825,-470.063 459.332,-461.701 449.031,-464.18 452.825,-470.063"/>
</g>
</g>
</svg>
Side by Side

After

Width:  |  Height:  |  Size: 37 KiB

5019
DRAMSys/gem5/gem5_se/almabench/config.ini Normal file
View File

File diff suppressed because it is too large Load Diff

7803
DRAMSys/gem5/gem5_se/almabench/config.json Normal file
View File

File diff suppressed because it is too large Load Diff

9
DRAMSys/gem5/gem5_se/run.sh
View File

@@ -39,11 +39,20 @@ rgrsim-gem5-se.xml
bins="
8_cores
almabench
Bubblesort
chomp
exptree
fldry
FloatMM
hello
IntMM
lpbench
misr
Oscar
Perm
Puzzle
queens
Queens
Quicksort
RealMM