Added elastic trace description to README
This commit is contained in:
40
README.md
40
README.md
@@ -1107,8 +1107,35 @@ For further sophisticated address mappings or scenarios checkout the file DRAMSy
|
||||
|
||||
### DRAMSys with gem5 Elastic Traces
|
||||
|
||||
Some predefined configs are stored in dram.vp.system/DRAMSys/gem5/configs and the related python files are stored here: dram.vp.system/DRAMSys/gem5/examples
|
||||
For understanding elastic traces and their generation, study the gem5 wiki
|
||||
(http://gem5.org/TraceCPU) and the paper [13]. Some predefined configs are
|
||||
stored in dram.vp.system/DRAMSys/gem5/configs and the related python files are
|
||||
stored here: dram.vp.system/DRAMSys/gem5/examples
|
||||
|
||||
This is an example for running an elastic trace:
|
||||
|
||||
``` bash
|
||||
./DRAMSys_gem5 /path/to/dram.vp.system/DRAMSys/library/resources/simulations/ddr3-example.xml ../../DRAMSys/gem5/configs/singleElasticTraceReplay.ini
|
||||
```
|
||||
|
||||
Note that the address offset is usually zero for elastic traces.
|
||||
|
||||
If two elastic traces should be used the main.cpp must be modified:
|
||||
|
||||
``` c++
|
||||
//#define CHOICE1
|
||||
#define CHOICE2
|
||||
//#define CHOICE3
|
||||
```
|
||||
|
||||
Run the simulation with the following example:
|
||||
|
||||
```
|
||||
./DRAMSys_gem5 /path/to/dram.vp.system/DRAMSys/library/resources/simulations/ddr3-example.xml ../../DRAMSys/gem5/configs/dualElasticTraceReplay.ini
|
||||
```
|
||||
|
||||
For more spophisticated setups, even with l2 caches the proper ini file should be created.
|
||||
If you need help please contact Matthias Jung.
|
||||
|
||||
## References
|
||||
|
||||
@@ -1150,5 +1177,12 @@ Thermal Investigations of ICs and Systems (THERMINIC'10), Barcelona, Spain,
|
||||
|
||||
[11] http://esl.epfl.ch/3D-ICE
|
||||
|
||||
[12] System Simulation with gem5 and SystemC: The Keystone for Full Interoperability
|
||||
C. Menard, M. Jung, J. Castrillon, N. Wehn. IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), July, 2017, Samos Island, Greece.
|
||||
[12] System Simulation with gem5 and SystemC: The Keystone for Full
|
||||
Interoperability C. Menard, M. Jung, J. Castrillon, N. Wehn. IEEE International
|
||||
Conference on Embedded Computer Systems Architectures Modeling and Simulation
|
||||
(SAMOS), July, 2017, Samos Island, Greece.
|
||||
|
||||
[13] Exploring System Performance using Elastic Traces: Fast, Accurate and
|
||||
Portable Radhika Jagtap, Stephan Diestelhorst, Andreas Hansson, Matthias Jung
|
||||
and Norbert Wehn, IEEE International Conference on Embedded Computer Systems
|
||||
Architectures Modeling and Simulation (SAMOS), 2016, Samos Island, Greece.
|
||||
|
||||
Reference in New Issue
Block a user