derek/DRAMSys
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Improvements

Browse Source
This commit is contained in:
Éder F. Zulian
2018-07-11 10:14:09 +02:00
parent 18930e0a43
commit 19919dc9bc
1 changed files with 0 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
DRAMSys/library/resources/simulations/rgrsim.xml
View File

@@ -13,13 +13,6 @@
<mcconfig src="rgrmccfg.xml"/>
<!-- <tracesetup id="no_refresh_fr_fcfs_nbw_b16_ddr4_8b_1x"> -->
<tracesetup id="rgrsetup">
<!--
<device clkMhz="1000">rgr_all_rows.stl</device>
<device clkMhz="1000">rgr_pullin_test.stl</device>
<device clkMhz="1000">rgr_postpone_test.stl</device>
<device clkMhz="1000">rgr_bw_postpone_test.stl</device>
<device clkMhz="1000">1_720x1280_64-Pixelgroesse_imb3_str1_scram_ddr4_8b_same_clock.stl</device>
-->
<device clkMhz="1000">rgr_postpone_test.stl</device>
</tracesetup>
</simulation>