derek/DRAMSys
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Added nbrOfColumns member variable

Browse Source
This commit is contained in:
Matthias Jung
2014-09-03 15:11:46 +02:00
parent 9cddd32a01
commit 1807ef00f4
2 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
dram/src/controller/core/configuration/ConfigurationLoader.cpp
View File

@@ -83,6 +83,7 @@ void ConfigurationLoader::loadDDR4(Configuration& config, XMLElement* memspec)
config.memSpec.nActivate = 4;
config.memSpec.DataRate = queryUIntParameter(architecture, "dataRate");
config.memSpec.NumberOfRows = queryUIntParameter(architecture, "nbrOfRows");
config.memSpec.NumberOfColumns = queryUIntParameter(architecture, "nbrOfColumns");
//MemTimings
XMLElement* timings = memspec->FirstChildElement("memtimingspec");
@@ -132,6 +133,7 @@ void ConfigurationLoader::loadWideIO(Configuration& config, XMLElement* memspec)
config.memSpec.nActivate = 2;
config.memSpec.DataRate = queryUIntParameter(architecture, "dataRate");
config.memSpec.NumberOfRows = queryUIntParameter(architecture, "nbrOfRows");
config.memSpec.NumberOfColumns = queryUIntParameter(architecture, "nbrOfColumns");
//MemTimings
XMLElement* timings = memspec->FirstChildElement("memtimingspec");

1
dram/src/controller/core/configuration/MemSpec.h
View File

@@ -52,6 +52,7 @@ struct MemSpec
unsigned int nActivate;
unsigned int DataRate;
unsigned int NumberOfRows;
unsigned int NumberOfColumns;
sc_time clk;
sc_time tRP; //precharge-time (pre -> act same bank)