5efbb4442a
This patch enables the use of page tables that are stored in system memory and respect x86 specification, in SE mode. It defines an architectural page table for x86 as a MultiLevelPageTable class and puts a placeholder class for other ISAs page tables, giving the possibility for future implementation.
67 lines
2.4 KiB
C++
67 lines
2.4 KiB
C++
/*
|
|
* Copyright (c) 2006 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* Authors: Gabe Black
|
|
* Ali Saidi
|
|
*/
|
|
|
|
#ifndef __MIPS_PROCESS_HH__
|
|
#define __MIPS_PROCESS_HH__
|
|
|
|
#include <string>
|
|
#include <vector>
|
|
|
|
#include "sim/process.hh"
|
|
|
|
class LiveProcess;
|
|
class ObjectFile;
|
|
class System;
|
|
|
|
class MipsLiveProcess : public LiveProcess
|
|
{
|
|
protected:
|
|
MipsLiveProcess(LiveProcessParams * params, ObjectFile *objFile);
|
|
|
|
void initState();
|
|
|
|
template<class IntType>
|
|
void argsInit(int pageSize);
|
|
|
|
public:
|
|
MipsISA::IntReg getSyscallArg(ThreadContext *tc, int &i);
|
|
/// Explicitly import the otherwise hidden getSyscallArg
|
|
using LiveProcess::getSyscallArg;
|
|
void setSyscallArg(ThreadContext *tc, int i, MipsISA::IntReg val);
|
|
void setSyscallReturn(ThreadContext *tc, SyscallReturn return_value);
|
|
};
|
|
|
|
/* No architectural page table defined for this ISA */
|
|
typedef NoArchPageTable ArchPageTable;
|
|
|
|
|
|
#endif // __MIPS_PROCESS_HH__
|